The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A reconfigurable, highly time-interleaved ADC architecture that substantially decouples comparator requirements from input signal bandwidth and system sampling rate constraints is presented. A highly parallel array of low bandwidth, single slope converters achieves low noise and high linearity with very low input capacitance and signal-independent current consumption. A 128-channel counter ADC, implemented...
Effective conversion of power from one type to another is one of the fundamental analog tasks needed by the electronic world. It is an area that requires numerous solutions to match the diverse applications in order to maintain efficiency and meet the requirements of the load or source and the application. This session begins with three high-fidelity and high-efficiency audio circuits targeting at...
Sometimes a new technology or technique comes along that is just plain different to the incumbent solutions or conventional approaches. They can often take a while to make their mark, as the conventional state of the art keeps moving, or there is resistance to change because of the exotic nature of the solution being offered, or the crossover condition in the market for the technology to be justified...
A reconfigurable highly time-interleaved ADC is realized by combining 128 counter ADCs and a global ramp-generator based on a rotating figure-of-8 resistor ring. Implemented in 0.13µm CMOS, the ADC can be configured in real-time as a 1GSps 7-bit, 500MSps 8-bit, and 250MSps 9-bit converter. It achieves sub 400fJ/step in all these configurations.
We've assembled a group of Analog Agony Uncles to take your questions in a light hearted game show format - if the experts can't either (a) deliver an intelligent answer or (b) make us all laugh, then a valuable* prize could be yours!
Digital cellular standards have emerged over the last 20 years. Today, 2G systems like GSM/EDGE are providing worldwide coverage for voice and basic data services. The increasing demand of about 4 billon users has led to high demand for low cost multi-standard, multi-mode and multi-band terminals. RF integration using reconfigurable circuits is a key technology to achieve the required technical performance...
They often say that in Analog IC Design, experience counts and sometimes even pays - why ? One of the time proven ways of learning what works and what doesn't is through your own trial and error, but this is an increasingly costly luxury in the world of semiconductors. Even better is to try to learn from the experience of those who have been there for many years and at least try to avoid the ‘classic’...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.