The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The timing control design of 65nm-based FPGA embedded Block RAM is presented. The strategy involves both the internal timing control system with test reliability considered and the status flag timing control of BRAM-based FIFO. With redundant circuits using dynamic feedback ideology, introducing an optional delay chain optimization and optimizing clock latency strategies, the strategy guarantees the...
The design of BRAM-based FIFO in FPGA with high speed and low power consumption is presented. Meanwhile, the paper improves the design with optimized cycle latency to meet the requirements of instant and stability of state flag logic circuit design to support the high-performance FIFO. Moreover, two different types of address, B2G circuit and traveling-wave architecture accumulator are used to make...
Virtual machine technology is rapidly emerging as an important component of future computer systems. Full virtualization with dynamic binary translation outperforms paravirtualization and hardware assisted virtualization in x86 CPU virtualization. Previous full virtualization techniques are implemented in software without any hardware assist. In this paper, for the first time, we propose a novel hardware...
In this paper, an S-domain control model for a digitally- controlled dc-dc buck converter is presented. The model gives detailed description about the gain and the phase lag of each block in the control loop in digital implementation. There is a significant phase lag in the digital implementation compared to that of a analog counterpart. This model has been experimentally verified in a field- programmable-gate-array...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.