The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Design guidelines were proposed to evaluate and optimize the 3D RRAM cross-point architecture by a full-size 3D circuit simulation in SPICE. The performance metrics that were evaluated include the write/read margin, access latency, energy consumption per programming, and the density per bit. Different 3D cross-point architecture including the horizontally stacked or the vertically stacked structure...
3D RRAM array suffers more serious reliability issues than 2D array due to the additional dimension involved. This paper systematically assesses the cell-location-dependent write-access (selected cells) and disturbance issues (unselected cells) for a 3D vertical RRAM array. Using a combination of experiments and simulations, a methodology is developed to enable array-level evaluation by conducting...
A comprehensive assessment methodology for the design and optimization of cross-point resistive random access memory (RRAM) arrays is developed based on a simulation platform implementing an RRAM SPICE model with intrinsic variation effects. A statistical assessment of write/read functionality and circuit reliability is performed via quantifying the impact of array-level variations on RRAM memory...
The role of pulse rise time during RRAM programming of cross-point arrays is investigated. The parasitic components in memory arrays is shown to result in distortion and degradation of the applied pulse on the memory cells (compared to the ideal/as-generated pulse), and will potentially cause programming failure. For the first time, the impact of pulse rising edge on the switching voltage is measured...
A systematic method to design a balun for impedance transformation in millimeter-wave (mm-wave) integrated circuit design is presented in this paper. The balun was designed by stacking two top metals and transmission lines, and fabricated by 90-nm RF CMOS processing. In addition, a lumped model of the balun including skin effect and substrate effect has been established. The model shows good agreement...
This paper presents a Q-band four stage power amplifier (PA) fabricated by 90nm CMOS process. In order to improve the output power of the PA, an eight-way distributed active transformer was used for power combining. The simulated insertion loss of the transformer power combiner is less than 1dB at 45 GHz. This paper also shows a way to design transformer baluns for impedance matching. The measurement...
We demonstrate a photon-number-resolving homodyne detector based on InGaAs PIN photodiodes with active phase compensation. Our detector preserves the capable of detecting single photon and allows 20 photons to be precisely discriminated.
A simple octa-band monopole antenna for LTE/WWAN smart phone applications is proposed. Occupying a small size of 15×45×4 mm3 in the top corner of the main system circuit board, the proposed antenna is formed by a rectangle-loop-loaded (RLL) meandered line, a vertical planar strip and a matching circuit. With the presences of the proposed structure configuration, two board operating bandwidths, including...
Shadow mapping is a fast and easy to use method to produce hard shadows. However, it introduces aliasing due to its uniform sampling strategy and limited shadow map resolution. In this paper, we propose a memory efficient algorithm to render high quality shadows. Our algorithm is based on a multi-resolution shadow map structure, which includes a conventional shadow map for scene regions where a low-resolution...
Recently, LED lighting receives extensive attention and is put in practice in many respects with the great advantages of low power consumption, high luminous efficiency and long service life. However, it is confronted with lots of problems such as light failure and short service life caused by high temperature of LED chip. So the thermal management is one of the most important aspects of successful...
Wedged-ring connection is a very new method for two tubular bodies and has been used in structures such as torpedoes, sea mines and spacecrafts. Compared to bolted flange coupling systems, the force transmission is relatively complicated and the strength is relatively weak in the joint zone of the wedged-ring connection structure, therefore it is necessary to analyze parametric sensitivity and design...
Session identification is an important process in web log mining for predictive prefetching of users' next request based on their navigation behavior. However, there are mainly two challenges towards this problem: one is how to effectively deal with the huge dataset and the other is how to accurately identify user's session boundaries. To meet the challenges, we proposed a novel session identification...
CloudSim is one of the most powerful simulation platforms for cloud computing. It supports the energy-conscious scheduling and network simulation in the latest version. However, it still faces several limitations: 1) Current CloudSim cannot support both the power model and the network model at the same time. 2) The network components in current CloudSim do not support power-aware simulation. 3) The...
Local raster scanning is an algorithm for using the data acquired by an atomic force microscope in real time to steer the tip so that it stays on a sample of interest. The algorithm is suitable for all samples that are “string-like” in nature and has been shown through simulation and experiment to produce an order-of-magnitude improvement in imaging rate. This paper presents experiment results of...
Standard approaches to high-speed AFM rely on moving the tip faster along the raster-scan pattern. Recent work has developed a non-raster scheme for string-like samples such as biopolymers that reduces imaging time by reducing the total number of measurements. This local raster-scan algorithm steers the tip in a sinusoidal path along the sample, acquiring only data near the sample of interest. It...
Double-layer stacked HfOx vertical RRAM is demonstrated for 3D cross-point architecture using a cost-effective fabrication process. Electrode/oxide interface engineering using TiON layer results in non-linear I-V suitable for the selector-less array. The fabricated HfOx vertical RRAM shows excellent performances such as reset current (<50μA), switching speed (∼50ns), switching endurance (>10...
The research interest of cloud computing is increasing tremendously in recent years both in academic and industry, however, it's difficult to experiment or evaluate the performance in a real cloud environment due to its large scale and complex deployment. Some simulation tools such as CloudSim, OptorSim, and GreenCloud etc. are often used to evaluate the performance of cloud centers. CloudSim is one...
In this paper, density functional theory (DFT) calculations of formation energy and relaxed structure were performed in W-doped HfO2 system, and electrical levels of oxygen vacancy and vacancy chain were also compared in monoclinic HfO2. The simulation shows that the formation energy of threefold and fourfold oxygen vacancy in the vicinity of W atom is lower compared to dopant-free monoclinic HfO2...
A self-selection and self-compliance bipolar RRAM cell based on TiN/HfOx/n+-Si structure is proposed for the CMOS compatible and ultra low power cross-point array application. Electrical forming scheme is important to achieved desired resistive switching performance due to the existing of interface sub-oxide layer. For RRAM cell, ultra-low RESET current < 0.5 μA and good reliability (retention...
Multilevel RRAM array is one of the most promising candidates of next generation high density memory technology. In this paper, we investigate the size limitation of multilevel 1D1R RRAM array based on circuit simulation. Optimization of device characteristics and operation mode is obtained to increase the array size and the circuit performance. This work may be helpful for multilevel array design...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.