The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper introduces a fully-integrated wireline transmitter operating at 40Gb/s. The transmitter incorporates a combiner of 64:1 MUX and 2-tap Feed-Forward-Equalizer (FFE). The transmitter is achieved in 65nm CMOS technology. The simulation results show that the proposed transmitter can work at 40Gb/s with a −11dB RLGC channel. The simulation power consumption is 76 mW under 1.08V supply, and the...
This paper introduces a fully-integrated wireline transmitter operating at 28Gb/s. The transmitter incorporates a 3-tap Feed-Forward-Equalizer (FFE) with Flipflop-based delay to equalize the channel. T-coil networks are used with ESD protection circuits at transmitter's output to realize impedance matching and bandwidth enhancement. The transmitter is fabricated in 65nm CMOS technology. The measurement...
A 4×20-Gb/s source-series-terminate (SST) transmitter with 2-tap FFE and far-end crosstalk (FEXT) cancellation is presented. The FFE and crosstalk canceller (XTC) are merged together with the SST driver. The proposed transmitter architecture with divider-less clock generation can not only guarantee the timing requirement for the highest-speed serialization under PVT variation, but also save a lot...
This paper presents a 40 Gb/s (38.4-to-46.4 Gb/s) half rate SerDes transmitter with automatic serializing time window search and 2-tap pre-emphasis. By implementing a serializing time window search loop, the serializing timing is guaranteed and circuits running at the highest speed such as latches for retiming and clock tree buffers for delay matching are eliminated. A divider-less sub-harmonically...
This paper describes the design of a source-synchronous transmitter in 65nm CMOS technology. The transmitter consists of five data lanes plus one forwarded clock lane. Every single lane works at 10Gb/s. The clock distribution path is carefully designed to ensure the synchronous of the divided clock in every data lane. And this design is power efficient by optimizing the structure of MUX. Furthermore,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.