The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We consider the problem of designing probing signals for a Multi-Input Multi-Output (MIMO) radar. The goal is to design a signal vector with a desired covariance while ensuring the side-lobes of the ambiguity functions are small. We will also consider cases in which a bandwidth constraint is placed on the signal. Since covariance matrices are structurally constrained, they form a manifold in the signal...
As the novel loss management model, the Energy Performance Contract (EPC) has been gradual becoming the new management style in China. However, the EPC has been not formed a unified standard due to lacking of the mature baseline of the loss reduction index and the differentiated energy efficiency benchmarking model. In order to solve these problems, the optimal allocation of electric equipments and...
We present, for the first time, a holistic data-path driven transistor-interconnect co-optimization method, which systematically isolates the logic-gate and interconnect-wire dominated data-paths in block-level delay-bins (i.e., sub-binning of delay based bins) to significantly improve accuracy of static and dynamic power estimation. It captures the critical interdependence of transistor architecture...
We present, for the first time, a holistic data-path driven transistor-interconnect co-optimization method, which systematically isolates the logic-gate and interconnect-wire dominated data-paths in block-level delay-bins (i.e., sub-binning of delay based bins) to significantly improve accuracy of static and dynamic power estimation. It captures the critical interdependence of transistor architecture...
When utilizing reconfigurable hardware there are many applications that will require more memory than is available in a single hardware block. While FPGAs have tools and mechanisms for building logically larger memories, it often requires developer intervention on word-oriented devices like Massively Parallel Processor Arrays (MPPAs). We examine building larger memories on the Ambric MPPA. Building...
In this work, FPGA implementation of the compression function for four of the second round candidates of the SHA-3 competition are presented. All implementations w ere performed using the same technology and optimization techniques to present a fair comparison between the candidates. Achieved results are compared with similar implementations to provide a comprehensive comparison of candidates performance...
Optical switches are important for applications in optical communications and photonic integrated circuits (PICs) to allow for selection of optical paths. In this work, a thermo-optic switch based on a Mach-Zehnder interferometer (MZI) is designed. A comparison and optimization of the switch components, including beam splitters, couplers and MZI, is carried out. A 1 × 2 switch using silicon nitride...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.