The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A cascadable power-on-reset (POR) delay element consuming nanowatt of peak power was developed to be used in very compact power-on-reset pulse generator (POR-PG) circuits. Operation principles and features of the POR delay element were presented in this paper. The delay element was designed, and fabricated in a 0.5 mum 2P3M CMOS process. It was determined from simulation as well as measurement results...
An on-chip ramp generator was developed for single-slope look-ahead ramp (SSLAR) analog-to-digital converter (ADC) integrated in a column-parallel CMOS image sensor. Ramp generator is the central part of a new ADC algorithm which uses modified single-slope ramp (SSR) ADC timing. Ramp block designed such a way that it allows wide output voltage ranges as well as code hopping, code fall back and look-ahead...
A new analog-to-digital converter (ADC) algorithm was proposed for column-parallel CMOS image sensors. The proposed algorithm uses single-slope ramp ADC timing on a column-parallel CMOS image sensor. Single-slope look-ahead ramp (SSLAR) ADC algorithm introduces code hopping, fall back, and look-ahead operations considering statistical distribution of the sampled row of information on column sample...
In this paper, a new hybrid photodiode-photogate (HPDPG) CMOS APS pixel for high-dynamic range imaging applications is presented. The HPDPG pixel composes of a biased photogate, a photodiode and standard 3-transistors (3T) CMOS APS readout electronics. Biased photogate was connected in parallel with photodiode structure introducing a knee on the photoresponse curve. This new photodetection structure...
A 16.85 million pixel (4,096 times 4,114), single die (76mm times 77mm) CMOS active pixel sensor (APS) image sensor with 1.35Me- pixel well-depth was designed, fabricated, and tested in a 0.5mum CMOS process with a stitching option. A hybrid photodiode-photogate (HPDPG) APS pixel technology was developed. Pixel pitch was 18mum. The developed image sensor was the world's largest single-die CMOS image...
A photodiode (PD) type complementary metal oxide semiconductor (CMOS) active pixel sensor (APS) composes a reverse biased PN-junction for photon conversion and charge storage. Peripheral junction of photodiode plays an important role on collecting photogenerated electrons in the vicinity of photodiode edges through lateral collection. Thus, lateral collection contribution would be improved by increasing...
Experimental investigations on the pulsating jet-impinging diffusion flame were executed. A solenoid valve was aligned upstream of the jet orifice and the methane fuel was controlled in open-closed cycles from 0 Hz to 20 Hz. Results show that the open-closed cycles indeed increase the fluctuations of the methane fuel obviously. The evolutions of pulsating flame therefore develop faster than the continuous...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.