The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper describes the implementation of a state-of-the art 56Gb/s single-channel linear transimpedance amplifier (TIA) integrated circuit for PAM-4/NRZ/DMT modulation formats used in data center interconnects (DCI) and base station front haul applications. Fabricated in 130nm SiGe BiCMOS process, the TIA has a single-ended input, differential output configuration, with nominal maximum DC transimpedance...
This paper presents a highly integrated, high performance four channel linear transimpedance amplifier (TIA) RFIC with a footprint of 2mmx3.5mm towards next generation 100G/400G miniaturized coherent receivers. A TIA of such form may become indispensable as the size, complexity and cost of receivers continue to reduce. The design has been realized in a 130nm SiGe BiCMOS process for a low cost, high...
We propose a 100 GHz sub-harmonic injection locked oscillator (ILO) based Phase-Locked Loop (PLL) in CMOS for use in low power Millimeter-Wave (mm-Wave) and sub-Terahertz (THz) phased-array systems. PLL parameters for an imaging system are derived. Mixed-mode simulation to enhance simulation speed has been done with custom Verilog-A models for the PFD/CP/divider and circuit schematic of the ILO. PLL...
We propose a 100 GHz sub-harmonic injection locked oscillator (ILO) based Phase-Locked Loop (PLL) in CMOS for use in low power Millimeter-Wave (mm-Wave) and sub-Terahertz (THz) phased-array systems. PLL parameters for an imaging system are derived. Mixed-mode simulation to enhance simulation speed has been done with custom Verilog-A models for the PFD/CP/divider and circuit schematic of the ILO. PLL...
We propose a 100 GHz sub-harmonic injection locked oscillator (ILO) based Phase-Locked Loop (PLL) in CMOS for use in low power Millimeter-Wave (mm-Wave) and sub-Terahertz (THz) phased-array systems. PLL parameters for an imaging system are derived. Mixed-mode simulation to enhance simulation speed has been done with custom Verilog-A models for the PFD/CP/divider and circuit schematic of the ILO. PLL...
We propose a 100 GHz sub-harmonic injection locked oscillator (ILO) based Phase-Locked Loop (PLL) in CMOS for use in low power Millimeter-Wave (mm-Wave) and sub-Terahertz (THz) phased-array systems. PLL parameters for an imaging system are derived. Mixed-mode simulation to enhance simulation speed has been done with custom Verilog-A models for the PFD/CP/divider and circuit schematic of the ILO. PLL...
We propose a 100 GHz sub-harmonic injection locked oscillator (ILO) based Phase-Locked Loop (PLL) in CMOS for use in low power Millimeter-Wave (mm-Wave) and sub-Terahertz (THz) phased-array systems. PLL parameters for an imaging system are derived. Mixed-mode simulation to enhance simulation speed has been done with custom Verilog-A models for the PFD/CP/divider and circuit schematic of the ILO. PLL...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.