The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We investigate amplitude noise in a wafer-bonded quantum dot laser on silicon. Error-free operation at room temperature and under continuous current injection in the three highest-power channels is observed with a signal-to-noise ratio of 11.5 dB or larger. These devices are attractive candidates as an optical engine for interconnects in next-generation data centers and exascale computers.
PAM4 modulation is currently being implemented in high-speed wireline communication standards in order to increase bandwidth density. This paper presents a transmitter which utilizes a low-area silicon microring resonator modulator with two separate phase shifter segments to realize high-speed PAM4 modulation with an optical DAC approach. The optical DAC is designed with an optimized MSB/LSB segment...
A two-segment silicon photonic microring modulator implements an optical DAC for PAM4 modulation. Independent level and edge-rate control is achieved using segmented MSB/LSB pulsed-cascode drivers. The 65nm CMOS transmitter achieves 40Gb/s operation at 4.38mW/Gb/s while driving each microring modulator segment with 4.4Vppd swing.
A ring modulator with 22nm free spectral range is modulated and demonstrates an open eye diagram at 15Gb/s. This enables high channel counts towards Terabit per second bandwidth for optical data links using this device architecture.
Optical switches based on ring resonator cavities are fabricated in a silicon photonics foundry process and analyzed. Effective switching with P-i-N junction is shown for a 20Gbps signal with a bias voltage as low as 1 volt.
A multi-channel ring-based transmitter is excited by a comb laser with 50GHz channel spacing and two channels are concurrently modulated at 10Gb/s. Bit error ratio tests show ∼3dB optical power penalty for 50GHz relative to larger channel spacing.
Two channels of a ring modulator transceiver device are concurrently modulated and characterized for optical crosstalk by monitoring link bit error ratio. Power penalty of 1–3dB at +50GHz channel spacing is observed for 10Gb/s data rate.
Optical switches based on ring resonator cavities are fabricated by a silicon photonics foundry process and analyzed for optical crosstalk at various data rates and channel spacing. An optical power penalty of 1 dB is measured for 40GHz channel spacing for 20Gb/s as compared to slower data rates.
A silicon photonic microring resonator modulator transmitter utilizes a segmented pulsed-cascode output stage for voltage level control to achieve PAM4 modulation on a single microring device. The 65nm CMOS transmitter achieves 40Gb/s operation at 3.04mW/Gb/s when driving depletion-mode microring modulators with 4.4Vppd swing.
Two rings are thermally tuned to near-resonance and individually modulated by two uncorrelated, NRZ encoded PRBS data sources at 1 GBd/s at different extinction ratios to achieve a 2 Gb/s. Experimental data is shown as a proof-of-concept for this approach.
We demonstrate concurrent multi-channel transmission at 10 Gbps per channel of a DWDM silicon photonic transmitter. The DWDM transmitter is based on a single quantum dot comb laser and an array of microring resonator-based modulators.
This paper outlines the co-design and simulation of the photonics and electronics circuits for an optical modulator implementing a 4-level phase amplitude modulation scheme at 64 Gb/s. The photonics circuit is designed for an SOI process with a 300 nm top Si layer and is based on a Mach-Zehnder Interferometer architecture modulator using carrier depletion. The CMOS driver circuit employs two on-chip...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.