The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A direct RF undersampling reception has been focused to realize compact and low power consumption receiver. This architecture requires a higher gain LNA than the conventional one. In this paper, we fabricate a Ku-band direct RF undersampling receiver together with a power switching (intermittent-mode) LNA to reduce the power consumption. The DC power of intermittent-mode LNA turns off during the hold...
We have developed a high speed gate switching type Ku-band CMOS amplifier for direct RF undersampling receiver. This amplifier will synchronize its d.c. power switch timing to the sampling clock of the direct RF undersampling receiver. For Ku-band VSAT application, we designed the sampling clock frequency of undersampling receiver as 600 MHz, therefore the power switching time (Turn-On Time) of less...
To reduce the size and the power consumption of receivers, direct RF under sampling reception has been developed. This reception method is applicable for satellite communication receivers, because the requirements of near-far resistance and spurious response can be relaxed from that of terrestrial wireless receivers. In this paper, we propose and demonstrate a Ku-band series/shunt switching type sample...
A series/shunt switching type sample and hold (S/H) CMOS IC for direct RF under sampling reception is presented. The series/shunt configuration enable lower loss of S/H circuit and lower leakage of RF signal into the S/H output. The optimum transistor size of switches is selected by using circuit simulation. The timing of series/shunt switching is discussed and delay circuit using 1-stage inverter...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.