The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Designers of complex SoCs have to face the issue of tuning their design to achieve low power consumption without compromising performance. A set of complementary techniques at hardware level are able to reduce power consumption but most of these techniques impact system performance and behavior. At register transfer level, low power design flows are available. Unfortunately, equivalent design flows...
Dynamic power management (DPM) has become a major technique for reducing power consumption in SoCs. One of the main challenges in DPM is to predict as soon as a component enters in idle mode if it will stay in this mode for a time longer than a minimum value that leads to power savings. Even if a component in power off state does not consume any power, waking up such a component induces a time penalty...
The paper1 describes a dynamic power management (DPM) strategy independent from application and operating system layers, but easily controllable by these layers. Challenges in defining an efficient power management policy include a relevant prediction mechanism of idle period of hardware components and the ability to wake-up components in sleep state such that time penalties induced by the power up...
Due to the ever-increasing demands on energy efficiency, designers are struggling to construct efficient and correct power management strategies for complex System-on- Chips (SoCs). The validation of an efficient power intent for a SoC is challenging and should be considered at early stage of the electronic system-level (ESL) design flow. To tackle this issue, we propose a high-level modeling approach...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.