The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper, a dual mode single-input multiple-output (SIMO) biquadratic filter structure is presented using multi-output Operational Transconductance Amplifiers (OTAs). Using a simple switch, the filter operates alternatively in trans-admittance mode or current mode. Selection of working mode using a switch provides flexibility for current-mode design. The filter natural angular frequency (ω0)...
In this work, carry-free redundant arithmetic based fused multiply-accumulate (MAC) units are designed. In the first design, a regular redundant carry-save MAC unit is designed using well known carry-save techniques. In the second design, a hybrid design is proposed to exploit fast carry chains of the FPGA together with double carry-save output encoding. The proposed scheme exploits fast-carry chains...
In this work, a current-mode high CMRR and low offset instrumentation amplifier is proposed. In the structure, only differential difference current conveyors (DDCC) are employed. The offset of the instrumentation amplifier is suppressed using an integrator feedback stage. The CMRR of the system is simulated using mismatch models for the DDCC elements employed. The CMRR of the instrumentation amplifier...
In this work, an alternative redundant arithmetic based fused multiply-accumulate (MAC) unit is designed. The design utilizes double carry-save output encoding. The structure is especially suitable for 6-input LUT based reconfigurable systems. By employing only (6, 3) counters in the partial product reduction and accumulate operations, least amount of logic depth is provided which results as high...
Advanced FPGA structures contain 6-input LUT tables suitable for the implementation of complex logic functions in a more compact structure. In this paper, high performance fixed coefficient FIR filters are designed by exploiting the advantages of 6-input LUT structures. Using the proposed methodology, fixed coefficient multiplication and accumulation is employed as only two cascades of 6-input LUTs...
Redundant number systems provide carry-propagation free arithmetic, so that faster arithmetic circuits can be designed. In this work, an alternative redundant arithmetic based fused multiply-accumulate (MAC) unit is designed especially suitable for 6-input look-up-table (LUT) based FPGAs. By employing only (6, 3) counters in the partial product reduction and accumulate operations, least amount of...
Current-mode circuits are generally desirable for their high bandwidth. Moreover, current-mode instrumentation amplifiers have an advantage over voltage-mode counterparts that, they do not require precise resistor matching for a high CMRR. In this work, a current-mode instrumentation amplifier is proposed by employing Differential Difference Current Conveyor (DDCC). The proposed structure employs...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.