The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
We present the proposed oscillator architecture to reduce the close-in phase noise as well as power consumption. The proposed Colpitts oscillator removes the current source which is the main source of the 1/f noise conversion. The removal of the current source is compensated by the transformer and cross coupled capacitors. The 2GHz FBAR is used for the high Q frequency selective elements in the oscillator...
This paper presents our developed dual-chip wireless communication solution adhering to the IEEE 802.11ad standards. The solution is based on a fully integrated baseband IC (BBIC) embedded with USB3.0 interfaces and a low power 60 GHz transceiver SOC (RFIC) embedded inside an antenna in packaging system. The BBIC uses frequency domain equalizer and preambles to perform synchronization, automatic gain...
This paper presents a low-power high-gain V-band power amplifier (PA) in a low-cost commercial 0.18-µm SiGe BiCMOS technology. A novel wideband ESD protection circuit is demonstrated with <1 dB insertion loss in frequency range of 17–88 GHz. Design techniques utilized to optimize the gain and the power consumption are addressed. In the 60GHz frequency range, the designed PA achieves a peak gain...
This work proposes a new time-domain integration method to realize Electrochemical Impedance Spectroscopy (EIS). Unlike traditional EIS systems which use a quadrature sinusoid stimulus, we propose a low-frequency, low-amplitude sinusoid stimulus, which is realized through a sinusoid DAC without the need for analog filter. The error caused by harmonic generation can be suppressed through integration...
This paper presents our developed two-chip wireless communication system adhering to the IEEE 802.11ad standards with a baseband IC (BBIC) integrated with a low power 60 GHz transceiver SOC (RFIC) and antennas. The novel low power 60GHz RFIC using a sub-harmonic sliding-IF scheme is fully integrated based on low cost SiGe 0.18 um BiCMOS process. The BBIC uses an adaptive time domain equalizer rather...
This paper presents an ultra-low-power 2.4GHz receiver for the IEEE 802.15.4 (ZigBee) standard. Traditional short-range ISM-band radios require a PLL-based frequency synthesizer for channelization across the band of interest [1-3]. The lowest ZigBee power consumption found in the literature to date is 1.6mW (RX) and 1.8mW (PLL) by employing a sliding-IF architecture [1]. [4] proposes a BAW-based 2...
Low power, short-range ISM band transceivers have become extremely important in enabling new applications and have become highly successful commercially. New energy harvesting methodologies will open further applications but demand lower power and supply voltages than currently available chipsets can provide. For example, on-chip solar cells allow only a 200mV to 900mV supply; thermoelectric generators...
Parasitic passbands of the traditional resonators or bandpass filters are drawbacks for the resonator or filter to achieve wide stopband. A bandpass filter topology designed based on the embedded transformed radial stub cells is proposed for the first time. The implemented filter with center frequency ƒc=1.73 GHz and absolute bandwidth of 200MHz (fractional bandwidth of 1.2%) using transformed radial...
This paper presents a low voltage low power high linearity quadrature mixer for software defined radio applications in a 90nm CMOS technology. A 7-dB improvement of input-referred 3rd-order intermodulation point (IIP3) is achieved by using a differential gm″ (the second derivation of transconductance) canceling technology. The negative value of gm″ in saturated pseudo differential transistor (PDT)...
This paper describes a 60 GHz high gain power amplifiers (PA) designed in a 0.18-μm SiGe BiCMOS technology. It consists of four cascode stages with inter-stage matching implemented by the conductor-backed coplanar waveguide (CBCPW) structures and metal-insulator-metal (MIM) capacitors. A double-stub low Q input matching network is design to achieve wideband input matching. Since one of double-stub...
Receiving signal strength indicator (RSSI) has been widely used in wireless receiver communication systems such as wireless local personal networks (e.g. Bluetooth), wireless local area networks (e.g. WLAN 802.11a, b, g, j, n), cellular networks (e.g. GSM, UMTS), digital broadcasting (e.g. DAB, DVB-TH), and positioning systems (e.g. GPS) [1–3]. The RSSI is normally employed to represent the received...
This paper presents the design and analysis of a RF CMOS power amplifier for 3.5GHz mobile WiMAX subscriber station applications. By using four-stage power combination technique at output stage, this new amplifier is able to deliver +32dBm power at input power of •2.7dBm. A PAE (power-added-efficiency) of 48.24% and 15.2% can be obtained at its PO1dB (output 1dB compression point) and +25dBm output...
In this paper, a 60 GHz low power RX and TX front ends are presented. The RX has more than 19 dB of gain between 58.2 and 67.8 GHz, an average NF of 8.7 across the frequency band of interest, and a P1dB of •24.4 dBm. The high performance RX chip only consumes 32.6 mW of power, including the buffers used to drive measurement equipment. The TX employs the sliding-IF scheme with first IF at one fifth...
In this paper, a 10GHz high conversion gain (normally passive mixer is loss) passive mixer is proposed. By proper sizing of LO switches and matching network, the mixer is implemented in standard 0.18 µm CMOS technology. The mixer down-converts a 10 GHz RF frequency to an IF frequency of 1 GHz. An LO power of 0dBm is required to obtain a maximum conversion gain of 2.8dB. It is therefore possible to...
This paper presents a low power double-quadrature down-conversion mixer for second stage down-conversion application in the 60 GHz receiver chain. The mixer utilizes double-balanced Gilbert-cell topology, and operates over a wide RF bandwidth of 7 GHz centered at 15 GHz, with a LO bandwidth of 4 GHz centered at 12.5 GHz. With low LO drive power requirement of −8dBm, the mixer realizes a conversion...
This article discusses the growing importance of competitive intelligence as a effective tool of enterprise early warning. It then go on to talk about the importance of their intergration, to present their relationship, to analyse the function of competitive intelligence in the enterprise early warning, and to describe three ways of their integration.
In this paper, A Software-Defined Radio (SDR) RF front-end is presented that contains LNA, mixers, VGAs, and frequency synthesizer, supporting various wireless communication standards in 0.1-2 GHz while guaranteeing a power/performance trade-off at any time. The circuit is fabricated in a 0.18 μm RF CMOS technology with 1.8 V supply voltage. Simulated result shows that the receive path achieves a...
In this paper, a Q-band common source low noise amplifier (LNA) using 90-nm standard RF-CMOS technology is proposed. The design methodologies for millimeter-wave (MMW) amplifiers are discussed. The post layout simulation results show that S11 is lower than -14 dB and S22 is -11 dB at the peak gain of 14.6 dB at 37.5 GHz with 9.4 GHz bandwidth, the minimum noise figure is lower than 5.5 dB, the input...
In this paper, a broadband CMOS differential LNA for DC~2 GHz software defined radio is proposed. The channel thermal noise and the flicker noise of input MOSFET is canceled by exploiting a noise-canceling technique. A lower noise figure and an excellent wide-band input matching can be achieved at the same time. Moreover, the distortions introduced by input MOSFET can be partly cancelled using the...
Organizing images into meaningful (semantically) categories using low-level visual features is a challenging and important problem in content-based image retrieval. Clustering algorithms make it possible to represent visual features of images with finite symbols. However, there are two problems in most current image clustering algorithms. One is without considering the choice of the initial cluster...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.