The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a detailed system design of PLL frequency synthesizer. The PLL is designed for 2.4 GHz unlicensed industrial, scientific, and medical band (ISM band) IEEE 802.15.4 Zigbee transceiver. The PLL system analysis is meant for Zero-IF transceiver. Hand calculations and assumptions are discussed then validated by ADS (Advanced Design System) simulations.
A simple new phase frequency detector design is presented in this paper. Falling-Edge PFD uses only 12 transistors and preserves the main characteristics of the conventional PFD. It is implemented using Silterra 0.18 ??m CMOS Process. It consumes 6.6 ??W when operating at 50 MHz clock frequency with 1.8 V voltage supply. It has free dead zone and operates up to 2.5 GHz. It can be used in high speed...
This paper presents 4-bit integer N CMOS programmable frequency divider with high speed and low power consumption. It is based on a 15/16 dual-modulus prescaler, and programmable asynchronous and synchronous dividers. It works up to 3.4 GHz frequency clock and consumes 0.7 mW. It is tested in PLL for 2.4GHz band Zigbee standard. All results are taken from simulating extracted layout. It is implemented...
This paper presents a 4 bit integer N CMOS programmable frequency divider with high speed and low power consumption. It is based on a dual-modulus prescaler, and programmable asynchronous and synchronous dividers. It works up to 3.4 GHz frequency clock. It is tested in PLL for 2.4 GHz band Zigbee standard. All results are taken from simulating extracted layout. It is implemented using Silterra 0.18...
A simple new phase frequency detector design is presented in this paper. Falling-edge PFD uses only 12 transistors and preserves the main characteristics of the conventional PFD. It is implemented using Silterra 0.18 ??m CMOS process. It consumes 6.6 ??W when operating at 50 MHz clock frequency with 1.8 V voltage supply. It has free dead zone and operates up to 2.5 GHz. It can be used in high speed...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.