The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Having local data communication (without global broadcast of signals) among the elements is important in VLSI designs. Recently, 2-D systolic digital filter architectures were presented which eliminated the global broadcast of the input and output signals. The delta discrete-time operator based 1-D and 2-D digital filters (in γ-domain) were shown to offer better numerical accuracy and lower coefficient...
This paper presents two-dimensional (2-D) VLSI digital filter structures possessing various symmetries in the filter magnitude response. For this purpose, four Type-1 and four Type-2 power-efficient and cost-effective 2-D magnitude symmetry filter architectures possessing diagonal, fourfold rotational, quadrantal, and octagonal symmetries with reduced number of multipliers and one power-efficient...
A generalized formulation is developed that allows the derivation of various new 2-D VLSI filter structures, without global broadcast, using different filter sub-blocks and their interconnections (frameworks). With this formulation, lattice-type and direct-form structures realizing general 2-D IIR and FIR transfer functions, IIR transfer functions with separable denominators, and transfer functions...
In this paper, we propose two new two-dimensional (2-D) IIR and FIR filter architectures for 2-D transfer function using fourfold rotational symmetry. The presented type-I structure with fourfold rotational symmetry has the lowest number of multipliers, and zero latency. Importantly, the proposed type-II IIR filter possesses high speed, local broadcast, and the same number of multipliers and latency...
Four new 2-D filter VLSI architectures without global broadcast are presented. The first is a transposed systolic structure which requires fewer delay elements compared to the original systolic structure. By combining the sub-blocks of the original with the new transposed structure, two additional systolic structures are obtained to realize transfer functions with separable denominators, which require...
In this paper, we propose two new two-dimensional (2-D) IIR and FIR filter architectures for 2-D transfer function with diagonal symmetry. The presented type-I structure with diagonal symmetry has the lowest number of multipliers, and zero latency without sacrificing the number of the delay elements. Importantly, the proposed type-II IIR filter possesses high speed, local broadcast, and the same number...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.