The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
An implantable EEG recording IC including 32 analog low noise amplifiers, band-pass filters, adjustable gain stages, and a 10 b SAR ADC is presented. The chip, implemented in 0.35 μm CMOS process, achieves 1.15 μVrms total noise in a 0.5-to-150 Hz band and consumes 22 μW from a 1 V supply, attaining a noise efficiency factor of 2.24.
This paper presents a low-voltage low-power 16-channel interface chip dedicated for implantable neural signal recording. It consists of 16 front-end channels with tunable band-pass filtering and gain settings, multiplexed to a 10-bit SAR ADC for simultaneous recording. To comply with the implantation safety issue while maintaining comparable performance, the overall system is optimized to achieve...
A moving binary search tree based successive approximation register analog-to-digital converter (SAR-ADC) dedicated for low power biomedical data acquisition system is presented. By performing the conversion based on the previous results, the required ADC conversion cycles is reduced significantly leading to great saving in power consumption. Simulation results based on typical electrocardiograph...
This paper presents a 1 V 450 nW fully integrated bio-signal acquisition IC in 0.35 mum CMOS technology which includes a tunable band-pass filter, a variable gain amplifier, and a 12-bit ADC. The ultra-low power is achieved by using an energy-efficient system architecture and a novel tunable band-pass filter. The measurement shows that the overall system draws only 445 nA current from a 1 V supply...
An ultra-low-power, low-noise sensor interface IC dedicated for bio-signal acquisition is presented in this paper. The proposed system architecture is optimized to achieve a better trade-off between power consumption and noise figure. A 0.05 ~ 200 Hz bandpass function is embedded within the front-end amplifier, and a wide bandwidth buffer is inserted between the front-end amplifier and ADC to facilitate...
This paper presents the implementation of a high-speed decimation filter operating at Giga Hertz that is suitable for high-speed Delta-Sigma analog-to-digital converters. The filter is realized in a non-recursive architecture using a novel full adder and D flip-flop. The filter has been implemented in a 0.18 mum/ 1.8 V CMOS technology for a decimation factor of 4. The operation frequency is 1 GHz...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.