The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a 32 kHz input and 960 MHz output low-power charge-pump phase-locked loop (CP-PLL) with a novel dual-path loop-filter for resistor noise reduction technique. The resistor noise reduction technique using dual-path loop-filter involves no “additional” active component; area/power overhead compared to the conventional CP-PLL. Reverse sub-threshold leakage compensated source-switched...
This paper presents a 32kHz input and 960MHz output low-power charge-pump phase-locked loop (CP-PLL) with a novel loop-filter resistor noise reduction technique and reverse sub-threshold leakage compensated source switched charge pump. The resistor noise reduction technique involves no additional active component / power overhead and hence, more beneficial than existing solutions. The PLL with minimum...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.