The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
A new design to provide unequal error protection (UEP) using Raptor codes over erasure channels, named Intermediate Symbols Expanding Window Raptor (ISEW Raptor) codes using windowing techniques, is developed and discussed. ISEW Raptor encodes intermediate symbols with EWF approach, possessing UEP property while keeping systematic code characteristics. ISEW Raptor is improved based on standard Raptor...
This research is our first step on the purpose of developing low-complex Viterbi decoder for IoT applications. We evaluate how the values of Viterbi decoder's parameters such as trace back length (L), input data bit-width (D), and LLR truncated value (E), affects to BER and PER of a communication system. The IEEE 802.11ah simulator is used with AWGN channel and BPSK modulation. Our simulation results...
Scalable High Efficiency Video Coding (SHVC) is the extension of the High Efficiency Video Coding (HEVC). This standard is developed to ameliorate the coding efficiency for the spatial and quality scalability. In this paper, we investigate a survey for SHVC extension. We describe also its types and explain the different additional coding tools that further improve the Enhancement Layer (EL) coding...
We provide the first constructions of a new family of error-correcting codes called “energy-adaptive codes.” These codes are designed to enable adaptive circuit implementations that minimize the total system-level energy based on varying distances and target error probabilities. Recent work has explored fundamental limits and practical strategies for minimizing total (transmit + circuit) power, considering...
We introduce a low-latency stochastic decoding algorithm, called conditional stochastic decoding, to implement iterative Low-Density Parity-Check (LDPC) decoders. The conditional stochastic decoder, which utilizes reliable messages in the decoding process and the channel receiving probability to generate stochastic streams, improves error rate performance and decreases decoding latency. Compared to...
In this paper, we show that for the two-user Gaussian broadcast channel with correlated noises and perfect feedback the largest region that can be achieved by linear-feedback schemes equals the largest region that can be achieved over a dual multi-access channel when in this latter the channel inputs are subject to a “non-standard” sum-power constraint that depends on the BC-noise correlation. Combining...
To get a generalized version of LDPC code, we construct (7, 4)-Hamming GLDPC code with (7, 4) Hamming component code in this paper, and give the number of short cycles of this GLDPC code as well as the code weight distribution. Via MLD, the negative effects of short cycles limited in the Hamming block can be eliminated. Simulation results show that, up to 2 dB coding gain can be obtained for GLDPC...
A fuzzy rate control algorithm (RCA) with buffer constraint is presented for H.264/SVC standard with independently controlling each layer. By calculating the variation of quantization parameter (QP) instead of QP itself on group of pictures (GOP) level, this algorithm can be used efficiently for video streaming applications. The initial buffering in these applications allows slight variations in bit...
In the HEVC standardization process, the In-loop filter module is added with a new video coding tool called sample adaptive offset (SAO). SAO is placed after de-blocking in video coding loop. The HM implementation (HM10.0, 2013) & the standard (Bross et al., 2013) indicates picture basis in-loop filtering i.e., both de-blocking and SAO. Although standard specifies picture basis de-blocking operation,...
the success of audio steganography techniques is to ensure imperceptibility of the embedded secret message in stego file and withstand any form of intentional or un-intentional degradation of secret message (robustness). Crucial to that using digital audio file such as MP3 file, which comes in different compression rate, however research studies have shown that performing steganography in MP3 format...
Adaptive differential pulse code modulation (ADPCM) has been standardized in ITU-T Recommendations G.726 and G.722 and is widely used in IP and cordless telephony. Although adaptive quantization and adaptive prediction is employed in ADPCM using a fixed scalar quantization codebook/lookup table, residual correlation of the quantizer input samples is yet observed. Exploiting source correlation, it...
Template matching methods have been shown to offer bit-rate savings of up to 15% when used for in-loop prediction in compression. Yet the required nearest-template search process results in prohibitive complexity. Hence, in this paper we use approximate nearest neighbor search methods to successfully address this drawback of template matching methods. Our approach uses a template index that is updated...
The added encoding efficiency and visual quality that is offered by the latest HEVC standard is mostly attained at the cost of a significant increase of the computational complexity at both the encoder and decoder. However, such added complexity greatly compromises the implementation of this standard in computational and energy constrained devices, including embedded systems, mobile and battery supplied...
Some video applications work with parallel bitstreams however only parts of them are required. Decoding the streams entirely might be prohibitive due to high number of video streams and / or high resolution or bitrate of the streams. In such cases, a random access also referred as to partial decoding has to be supported. It can be achieved with a conforming decoder, if the video is separated into...
This paper presents the mixed-signal circuit implementation of reduced complexity algorithms for decoding low-density parity check (LDPC) codes. Based on modified differential decoding using binary message passing (MDD-BMP), binary addition using discrete-time digital circuits is replaced by continuous-time analog-current summation. Potential degradation due to the mismatch between current sources,...
In this paper, we propose a novel depth map coding scheme based on adaptive block compressive sensing. Different from the traditional two-dimensional image compression, edge information is more significant for the reconstruction of a depth map. Therefore, in view of the object boundaries characteristics of a depth map, we first divide the whole depth image into blocks with different sizes. Then according...
Depth maps are made up of sharp edges and near homogenous areas. To better represent object edges in depth videos, the three-dimensional (3D) extension of the High Efficiency Video Coding (HEVC) standard allows the use of additional Depth Modeling Modes (DMM) to the existing intra-prediction modes. One of these modes, Mode 3, performs distortion calculations on a set of pre-defined Wedgelet lists...
The Hybrid Memory Cube (HMC) is a promising alternative to DDRx memory due to its potential to achieve significantly higher bandwidth. However, the high static power of an HMC device compromises power efficiency when the device is lightly utilized. Activating a sleeping HMC takes over 2µs, which makes it challenging to manage HMC power without a substantial degradation in system performance. We introduce...
We report an energy-efficient bit-serial microprocessor based on single-flux-quantum (SFQ) logic, called CORE e3, using a low-voltage bias technique. This microprocessor was designed for integrating memories, and we developed it to investigate the efficient use of hardware and energy, using the low-voltage rapid single-flux-quantum (LV-RSFQ) technique. We implemented the CORE e3 and its test circuit...
This paper presents a high-throughput structured low density parity check (LDPC) code and an optimal parallel decoder architecture with advanced Ping-Pong RAMs for the HINOC 2.0 systems. An additional iteration scheme is proposed to further improve decoding performance by taking full use of time intervals of the discontinuous streams, an important feature in HINOC 2.0 systems. The proposed LDPC code...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.