Serwis Infona wykorzystuje pliki cookies (ciasteczka). Są to wartości tekstowe, zapamiętywane przez przeglądarkę na urządzeniu użytkownika. Nasz serwis ma dostęp do tych wartości oraz wykorzystuje je do zapamiętania danych dotyczących użytkownika, takich jak np. ustawienia (typu widok ekranu, wybór języka interfejsu), zapamiętanie zalogowania. Korzystanie z serwisu Infona oznacza zgodę na zapis informacji i ich wykorzystanie dla celów korzytania z serwisu. Więcej informacji można znaleźć w Polityce prywatności oraz Regulaminie serwisu. Zamknięcie tego okienka potwierdza zapoznanie się z informacją o plikach cookies, akceptację polityki prywatności i regulaminu oraz sposobu wykorzystywania plików cookies w serwisie. Możesz zmienić ustawienia obsługi cookies w swojej przeglądarce.
Different industrial applications essentially require a reliable communication without data loss for smooth functioning and better control performance. Controller Area Network (CAN) bus based Distributed embedded systems can provide better communication solution to satisfy this requirement. In addition to this, also provides safety for critical applications, inter-operability between systems, data...
The paper presents the details of development of the fiber optic link that will be used to interconnect the various analog signals. Speciality of the link is that the analog signal of frequency up to 1 kHz is transmitted through digital technology. In order to resolve the problem of DC balance and clock/data recovery during the fiber optic data transmission, paper gives a simple and practical solution...
In this paper, we propose an effective design and implementation of a versatile embedded multimedia live streaming decoder system based on TI's DM814x processor, which can not only decode video live streams of various video codecs(H.264, MPEG-4, etc.), audio live streams of various audio codecs(AAC, MP3, G.711, etc.), but also demultiplex (demux) MPEG-2 TS, decode video stream and audio streams inside,...
With advancement and scaling in Integrated circuit design, the accuracy of clock circuitry plays an increasingly important role. Timing precision is important to reduce the synchronization problem in digital circuits. The precise timing of pulse is also extremely important for designing asynchronous circuits. Delay element is the basic building block for asynchronous circuits. Many circuits of digitally...
The ability to avoid detection of a communication signal in the underwater acoustic channel is extremely important for underwater acoustic communication (UWAC) systems when used for military-related applications. Furthermore, low probability of detection (LPD) may reduce environmental impact of UWAC as communication signals can be transmitted at lower power. In this paper, we study the LPD capability...
This paper treats the exploration of carrier (frequency/phase) synchronization methods for use in second generation of Digital Video Broadcasting — Return Channel via Satellite (DVB-RCS2). This new standard specifies reference bursts consisting of very limited number of known symbols and operation of turbo code decoder at extremely low Signal to Noise Ratio (SNR). The abovementioned constraints rule...
This paper proposes software-based scheme for unidirectional communications of OCC system. Proposed scheme based on over-sampling technique will solve fully effects of exposure to the unidirectional OCC system where there is no synchronization. These schemes do not consider mitigating flicker, and then they are suitable for both global shutter and rolling shutter OCC system.
This paper describes a fully-integrated 77-GHz distant-selective pseudo-random noise coded Doppler radar transceiver in a Silicon-Germanium technology. The transceiver is capable of measuring a vibration or a velocity of a target at a specified distance, which is programmable and can be configured very precisely in the transceiver, and suppressing all other targets elsewhere. It is equipped with two...
The use of SOAP based communication protocol in complex Service-Oriented Architecture (SOA) environments can cause a significant strain on network resources thereby degrading application level performance. In this paper, we present software and hardware approaches for transparent line-rate encoding and decoding of SOAP traffic for alleviating network bandwidth bottlenecks. The proposed approaches...
In this paper, a method for encoding and decoding digital data signals using a modified form of the standard Manchester code for the application in galvanically isolated data transmission in smart power electronics is described. The method includes a modified encoder circuit and a matching decoder circuit that is able to rebuild the original clock and data signal without a separate transmission of...
Recent advances in microwave technology and signal processing have unveiled the potential of the so-called wireless power transfer (WPT) from one device to the other. This has resulted in reducing the need of a local power source at the wireless devices. In this paper, we target a popular physical layer technology, namely the orthogonal frequency division multiplexing (OFDM) and propose a novel approach...
EDA has been proposed for a long time as a category of reliable software tools for designing electronic systems. Although some of them have been considered as powerful tools for asynchronous circuits — a prominent approach solving the biggest defect of synchronous circuits: clock distribution issue, researches in verifying the correctness of those circuits are still limited. Therefore, an enhanced...
Due to the difficulties on approximating the human perception with algorithms, increasing the users Quality of Experience (QoE) in modern video services is a challenging task. But more than that, prior to estimating QoE, it is important to know how different types of network impairments actually affect the video quality. This paper takes a closer look at the relation between the network quality of...
Streaming applications describe a broad class of computing algorithms in areas such as signal processing, media coding and compression, cryptography, video analytics, network touting and packet processing and many others. For many of these applications, programmable logic devices such as FP-GAs are the implementation platform of choice due to their higher flexibility compared to ASICs and lower power...
When designing the software and hardware architecture of many-core systems with hundreds of processors on a single chip, a central problem is the scheduling and binding of work-items to execution units. We present a novel synthesis flow for applications with highly dynamic and unpredictable behaviour, which is based on the concept of parallel stream rewriting. In our model, tasks are self-timed and...
All visions of wireless sensor networks share the idea of small, inexpensive devices, distributed at all scales throughout everyday life. By using their smart phones millions of users were given an ubiquitous controller with a convenient user interface and the capability to set up their own wireless personal area network (WPAN). Smart home, ambient assisted living and health care applications were...
Nowadays, driven by the consumer demands, the multimedia market is booming and the video coding standards evolve rapidly. A dynamically coarse grain reconfigurable architecture REMUS-II (REconfigurable MUltimedia System 2) is developed as a multi-standards, high resolution, power efficient, and real-time multimedia decoding processor. The hierarchical pipeline is adopted in the REMUS-II for multimedia...
The research and development on in-vehicle networks (IVNs) is driven by two main requirements: bandwidth and robustness. In this paper we address the robustness requirement. We focus on FlexRay IVNs that are used for safety-critical applications. We analyze and discuss faults that may affect the startup and operation of a FlexRay network. These failures may not only occur during the startup phase...
FPGA and ASIC design based on SoC technology have been widely used in the embedded systems. A flexible interconnection scheme is crucial in SoC design. In this paper, we adopt the Wishbone bus to interconnect a variety of devices due to its open architecture and many a free IP core with a Wishbone interface supplied by Open Cores organization. In general SoC system, a single bus interconnects all...
Insertion/Deletion/Substitution (IDS) error correction will become important for future high-density storage devices, e.g., bit-patterned media. For IDS error correction, concatenated codings of an outer LDPC code and an inner marker code have been proposed. To improve the synchronization capability, marker decoder can employ symbol-level synchronization (SLS) with a large symbol size, while the computational...
Podaj zakres dat dla filtrowania wyświetlonych wyników. Możesz podać datę początkową, końcową lub obie daty. Daty możesz wpisać ręcznie lub wybrać za pomocą kalendarza.