The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Power demand is increase where this growth mandate the use of power electronics technology. However, power electronics devices inject harmonics into the power grid where it degrades the power quality. Besides, the switching associated with the power electronics devices increase the losses in the transmitted power. This paper presents an optimization of a novel carrier-based power width modulation...
This paper deals with the modeling, analysis and design of SPWM (Sinusoidal Pulse Width Modulation) controlled multilevel inverter fed PMSM (Permanent Magnet Synchronous Motor) drive. The concept of vector control is applied in PMSM to obtain linear dynamics similar to DC motor and the concept of SPWM is applies to produce the controlled switching pulses to multilevel inverter. The five level cascaded...
Multilevel inverter is very effective in reducing the harmonics of AC waveform and useful for high power applications. Compared to the conventional two level inverters, it has many advantages such as higher dc link voltages, low electromagnetic interference and reduced harmonic distortion. But, it has some disadvantages such as usage of more switches, voltage balancing problem and complex pulse width...
In this paper, hybrid carrier based space vector modulation technique (HCBSVM) is designed for asymmetric cascaded multilevel inverter (CMLI). The asymmetric CMLI is used in the area of high power medium voltage applications. In the proposed system, photovoltaic (PV) array and dc source are used as asymmetric sources. The proposed HCBSVM scheme reduces the harmonics in the output voltage of CMLI....
A neutral point voltage-balancing control algorithm is proposed for a neutral-point-clamped (NPC) three-level photovoltaic (PV) grid-connected inverter. The mathematical model of the neutral point current was deduced. The influence on the neutral point voltage for discontinuous pulse width modulation(DPWM) methods was analyzed. Comparison of the error between feedback neutral point voltages and the...
This paper provides theoretical, numerical, and experimental comparisons in electrical-drive performance between a double-star chopper-cells (DSCC) inverter and a triple-star bridge-cells (TSBC) converter. The inverter and converter are two of the most promising members of the modular multilevel cascade converter (MMCC) family. Two sets of downscaled electrical drives using the DSCC inverter and the...
The gate signals in a commercial three-phase two-level induction motor drive are translated to operate a three-phase three-level neutral point clamped (NPC) inverter. An FPGA is used to demodulate the two-level gate signals and then to generate NPC gate drive signals by re-modulation. A sine PWM modulation strategy with in-phase disposition of carriers is used to generate NPC gate drive signals. The...
This paper presents a nine-switch inverter using a level-shift carrier-based space vector pulse width modulation (SVPWM) scheme, controlling the two paralleled ac loads for constant frequency mode (CF-mode) and variable frequency mode (VF-mode) without the short-through in the inverter leg. The dual output voltages and phase currents can be kept out of the distorted attribute, which is produced by...
In paper is considered the problem of the extension of linear control range of output voltage of VSI-PWM due to use of overmodulation area. Linearization method of the voltage gain in the all range up to the six-step mode is offered. Comparing of the offered method with a method pulse-width control on quality of output voltage is carried out.
This research is design and construct of Sine Pulse Width Modulation (SPWM) 4-leg voltage source inverter for controlling speed of asymmetrical two-phase induction motor. The Sine PWM switching signal is generated by ARM7 (Adu7024) microcontroller which is programmable and cheap, while having high frequency to generating switching signal. Two ICs No. IR2130 are used for motor driving part. The characteristics...
The nine-switch inverter has been proposed recently and, since then, a large number of applications has been investigated. The main advantage of the nine-switch inverter is its lesser number of switches (nine instead of twelve of the back-to-back converter), which has as a tradeoff some restrictions in the total attainable amplitude at its outputs, dependent on the phase shift between its two terminal...
In high power PWM inverters, the stability of the auxiliary power supplies makes great contribution to the reliability of the inverters. This paper deals with the EMI (Electromagnetic Interference) problem of the auxiliary power supplies which is caused by the high-frequency switching power electronic devices. Firstly the high-frequency models of the three phase inverter and the auxiliary power supplies...
In this paper a new SPWM technique using a trapezoidal triangular multicarrier for a 17 level cascaded H bridge multilevel inverter is simulated and compared with other types of carrier based PWM technique for performance evaluation. Different triangular carrier modulation techniques such as constant switching frequency level shift (LS) PWM technique viz, phase disposition (PD), phase opposition disposition...
In developing countries, the rate of rise in the demand is more than the generation, which results in grid outages frequently. There are number of drives to build synergistic and integrated microgrids to reduce burden on utility grid. Hybrid power systems are becoming a popular way in the design of microgrids by using locally available RES such as Photovoltaics (PV), Fuelcells (FC), and Windpower...
In this paper various multicarrier PWM schemes are simulated, to reduce the THD and enhance the output voltage waveforms for seventeen level inverter. Here, three modulation techniques are compared: constant switching frequency (CSF), Phase shift (PS PWM) and variable switching frequency (VSF). These schemes are applied for analysis of both symmetrical and asymmetrical structure of cascaded H-bridge...
The technical performance and robustness of the inverters used for connecting the PV modules to the network of electricity distribution are key elements which can have a significant effect on the production of electrical energy and therefore the financial viability of a power system. This work is a contribution to the modeling and control of a new structure for multilevel converters used in photovoltaic...
The objective of this paper is to design and implement a third harmonic injection PWM strategy THIPWM on an FPGA, to control a two-level three phase PWM inverter, in order to generate a fundamental component, with variable amplitude and frequency of the inverter output voltage, by varying the modulation index and reference frequency. The developed strategy aims to explore the maximum of the available...
The dynamic resonant magnetic perturbation (DRMP) coils have been designed to study the feedback control of tearing mode (TM) instability in J-TEXT tokamak with rotating resonant magnetic perturbation. The AC power supply system energizing coils should have the ability of controlled current frequency in the range of 1 kHz to 5 kHz and amplitude of 5 kA peak value at 5 kHz. In further study, TM will...
This paper presents a novel three-phase Multi-Level Inverter (MLI). The proposed inverter operates with symmetrical DC power sources and low frequency modulation technique as well. The main contribution of the proposed topology is the total number of the active power switches used to generate the same number of levels compared to the previous topology is reduced by 25 %. Therefore, it is expected...
Chip Design of a frequency synthesizer with digital calibration and spur reduction method operating at 5.0-GHz band is proposed and fabricated in TSMC 0.18-um CMOS process. The proposed PLL with digital calibration reduces VCO gain, Kvco to achieve better phase noise and spur performance in systems networks and architectures for high end computing. The proposed CP reduces phase error and spur at the...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.