The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Crosstalk noise is a critical issue in the deep submicron circuit design, since it causes functional failures in IC chips. This paper proposes an efficient approach to find the timing region of the circuit that timing failure occurs in an IC chip. The proposed method efficiently finds timing failure region by using CGOV metric without iterative simulations. In the experimental results, the proposed...
The HEMT model in this article is applied by OMMIC D01PH. In this article we design a five circuit, the first two levels are designed for minimum noise and the last three for maximum gain design. The center frequency of this design is 35 GHz with 6 GHz bandwidth, gain is greater than 30dB and the noise figure is less than 3dB. This article describes a Ka-band low-noise amplifier design idea. In this...
An investigation of simultaneous switching noise (SSN) and electromagnetic compatibility (EMC) issues in a physical model of a system in package (SiP) is presented in this paper. SSN simulation is conducted in time domain with an extracted package model which contains package components, drivers and terminal resistors. In addition, electromagnetic interference (EMI) from the SiP is observed from far...
Under the platform of a high-speed package system, a modeling method considering all the significant effects from the chip, package, and board levels is developed to identify and investigate the critical nets affecting the signal or power integrity(SI/PI). For SI issues, accurate modelings for signal channel are verified by system of high speed line. The following what-if analyses help to identify...
As is known to all, an accurate on-line estimation of the battery capacity is important for forecasting the EV driving range. But because of the different driving environment and the property of the battery, it is hard to estimate the capacity of the battery pack. This paper presents an unscented Kalman filtering method to estimate the state of charge of LiFePO4 battery pack. Five comparison experiments...
The paper presents the modeling of a heat balanced sigma-delta bolometer with Matlab Simulink®. In particular, the noise sources are modeled to enable the evaluation of the output measurement resolution.
Recently, a microcomputer and a FPGA are apt to be used for control of the power conversion circuits because of their capability to simplify the parameter resetting and also their flexibility on the basis of programming by software. On the other hand, the control circuits are getting extremely close to the high current main circuit. Thus the electro-magnetic radiation generated nearby the high current...
On-going advancements in 3D manufacturing are enabling 3D ICs to contain several processing cores, hardware accelerators and dedicated peripherals. Most of these functional units operate with independent clock frequencies for power management reasons or simply for being hard IPs. Thus, as diverse and heterogeneous circuits can be implemented on a 3D IC, it also leads to use of multiple clock domains...
This paper examines the impact of integrator-based sensor interface circuit parameters, optical parameters, and noise on the limit of detection (LOD) of a fluorescence measurement lab-on-a-chip (LOC) device. Fluorescence detection is a powerful form of signal measurement for LOC-based bio-diagnostic assays. Reduction of the LOD enables a lower concentration of analyte to be measured, diversifying...
Junctionless field-effect transistors (FETs) are now actively pursued as a future silicon transistor technology because of its good scalability, excellent electrical performance and relatively simple structure. There has been much research and technology development in JL FETs, their modeling, including some compact modeling, but relatively little work in modeling both noise and static characteristics...
We propose a new physical simulation tool of GR and diffusion noise in semiconductor devices by introducing distributed Langevin noise sources into the transmission line equivalent circuit model of the fundamental transport equations, first proposed by Sah. The whole circuit is then introduced into a circuit simulator in order to perform full noise simulations of semiconductor devices. Commercially...
The model of Schottky diode is suggested. This one is aimed for the determination of technological areas of the diode, which are responsible for the 1/f noise. Series resistance Rb of base and contacts, and the possible leakage Il are taken into account. Parameters of the diode are defined from the analysis of the current-voltage characteristic. For an explanation of experimental data the model of...
We present CIRSIUM, a CIRcuit SImulator Using MATLAB® and its object oriented programming language. CIR-SIUM has been developed as a flexible and modular framework in order to enable the rapid development of new device models and prototyping of new circuit analysis paradigms and algorithms. The modular core code includes the PSP MOSFET compact model and uses SUNDIALS for the solution of dynamical...
This work presents an analysis of high frequency noise and linearity performance of a 90 nm CMOS process. Measurements are performed for a wide range of nominal gate lengths and bias points at high frequency. Modeling is based on the EKV3 compact model in Spectre RF circuit simulator from Cadence. The model shows correct scalability for noise and linearity accounting for short channel effects (SCEs),...
Power line communication (PLC) technology is an important communication method widely used in Smart grid. Noise seriously affects the reliability of power line communication. In this paper, channel noises of power line and attenuation of the distribution transformer in high frequency are measured and the noise characteristics are analyzed. This paper first puts forward considering the Low-Voltage...
This paper is concerned with the time-domain simulation of circuits including noise sources. In general, when a circuit admits a steady-state solution, small signal analyses are used to determine noise effects. There is a class of circuits (e.g., fractional PLLs based on ΔΣ modulators and forced oscillators) not admitting a steady-state solution with a period reasonable low multiple of the characteristic...
A novel architecture for a CMOS image sensor that incorporates a column-level sigma-delta (ΣΔ) analog-to-digital converter is presented. An indirect-feedback readout architecture where the digital output of the ΣΔ modulator is accumulated by a digital counter and converted to an analog voltage that serves as the reference voltage to which the buffered photodiode voltage is compared is shown. A time-domain...
Stochastic resonance is a general phenomenon by which the sensitivity of a system to small inputs may be increased by the addition of noise. In this paper, we show that a neuro-inspired analog circuit naturally exhibits stochastic resonance. Transient circuit simulations allow the recognition of the evidence of this phenomenon. Detailed analyses show the importance of well choosing a specific neuronal...
3D power delivery networks are essential for delivering supply voltage to all tiers. PDNs on each tier are mesh networks that are bridged together using Through-Silicon-Vias (TSVs) to devise 3D PDNs. However, a host of vulnerabilities influence their resiliency and reliability such as power supply noise, long parasitic current paths, switching activities, high frequencies, and sensitivity to temperature...
In this paper, distributed power port method for the loop-inductance based simulation is proposed to take into account local impedance variations of the complex power plane in high-speed printed circuit boards and packages. Lumped power port method is not appropriate to model distributed power supply noise across multiple bytes whereas distributed power port can be used for byte-level granularity...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.