The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The average smart phone user picks up the device 1,500 times a week. Wireless communication appears to be taking over our lives but it also presents interesting challenges to RF designers. This paper contends that the mobile terminal will emerge as a central command post for most of our daily affairs and will therefore sustain an increasingly heavier load in terms of speed, power dissipation, and...
The crosstalk between a stripline and adjacent power layers is analysed. Transient waveforms on the victim strip-lines are used to measure the crosstalk effect. Different methods on suppressing the noise coupling were shown and compared.
A novel integration structure of EMI filter based on multilayer ceramic is proposed in this paper. The inductors and capacitors of the new structure can be designed separately, which is advantageous to manufacture. Besides, the Insertion Loss(IL) is usually measured under the condition of the source impedance and load impedance are both 50Ω, which is different from the actual situation. In the process...
BandPass Sampling (BPS) realizes frequency down-conversion in radio receiver front-ends by a sampling rate that can be slightly larger than twice the information bandwidth compared to twice the highest frequency for traditional LowPass Sampling (LPS). However, some implementation problems, harmful signal spectral folding, noise aliasing and sampling jitter, are unavoidably present in conventional...
This paper presents a SOI based capacitive accelerometer using a backside dry release process. In order to increase the yield rate of the backside dry release process, the deep reactive ion etching (DRIE) process was improved by using a grooved accompany sheet. Using this method, the yield rate of the accelerometer was improved to 64.2% from19.2%. Test results show that sensitivity of the accelerometer...
In this paper, we present a simple, compact and low-power interface for differential capacitive sensors with direct digital output. The complete system is composed with a current to voltage amplifier, an integrator, a comparator and a feedback capacitor connected in parallel with one of the two capacitances. Overall a Sigma-Delta modulator is obtained that is able to deliver directly a bit stream...
Power gating is a commonly used method to reduce subthreshold leakage current in nanoscale technologies. In through silicon via (TSV) based three-dimensional (3D) integrated circuits (ICs), power gating can significantly degrade system-wide power integrity since the decoupling capacitance associated with the power gated block/plane becomes ineffective for neighboring active planes, as demonstrated...
Precision operational amplifiers (opamp) with 30V supply operation have been widely used to support industrial, instrumentation, and other applications [1]. Most of them have been realized with BJT or JFET processes [1] to offer voltage noise PSD better than 10nV/√Hz and offset voltage drift better than 1μV/°C. Recently, opamps with similar specifications have become available using CMOS based processes...
This paper presents a digitally assisted period modulation (PM)-based capacitance-to-digital converter (CDC) that is >9x smaller than prior CDCs with >10b resolution [1-4], and improves the energy efficiency by >10x compared to previous PM-based CDCs [1]. This is achieved with the help of a piece-wise charge transfer technique that eliminates the need for a large on-chip integration capacitor,...
The SAR-assisted pipeline ADC is an energy-efficient architecture for high resolution [1]. Consisting of two low-resolution charge-redistribution SARADCs coupled by a residue amplifier, a SAR-assisted pipeline ADC relaxes the noise requirements of the second stage and enhances the overall ADC speed while maintaining excellent power efficiency [1-4]. However, designs reported in [1,2] rely on power-hungry...
High-performance op-amps in a switched-capacitor pipelined ADC consume high power to meet accuracy and speed requirements. This is aggravated by the decrease in intrinsic transistor gain and voltage headroom in nanoscale CMOS. Developments in pipelined ADCs have taken many unique directions to address these issues. Digital calibration of nonlinearity has enabled the use of low-performance op-amps...
Driven by increasing data-rates, advanced mobile communication systems impose stringent requirements on every transmitter design aspect. Especially when the inter-stage SAW filter is removed, FDD operation using high-order modulation schemes (as in e.g. WCDMA, LTE) demands both remarkable noise performance and linearity, which is difficult to achieve without sacrificing power consumption. On the other...
Signal acquisition systems for emerging applications, such as impiantatile or unobtrusively wearable autonomous sensors, large sensor arrays, or wireless self-powered sensors, require a minuscule form factor and very low power consumption. For example, the power available from a state-of-the-art 1mm3 solid-state thin-film battery is limited to 4nWfora 10yr lifetime [1], and a 1mm3 energy harvester...
The output voltages at parallel simultaneous switching output (SSO) channels are affected by impedance of power distribution network (PDN) and SSO patterns. In this paper, a target impedance for PDN is directly extracted from the allowable signal output variations due to the SSO patterns.
The crosstalk between stripline and the power plane on an adjacent layer in a multilayer printed circuit board (PCB) are analyzed and shown. Different methods of suppressing this crosstalk effect are discussed and compared.
DC/DC converters are widely used to provide various power supply voltages required for many electronic components on a board. Though DC/DC converter is more efficient than the linear regulator is, however, the switching noise becomes larger with the increase of the switching frequency. In particular, ringing noises at the sharp rising edge of the switching waveform occurs by the effect of the parasitic...
This paper demonstrates an on-die STO thin film decoupling capacitor used for resonant power supply noise reduction. The on-die STO capacitor consists of STO whose dielectric constant is about 20 and is sandwitched by Cu films in an organic interposer on which we can also draw connection wires by Cu deposition. The capacitor was attached directly on our test chip using ball banding technique through...
A low-voltage differential signaling (LVDS) driver with 3-bit programmable slew-rate control has been designed and fabricated in 0.13um complementary metal oxide semiconductor (CMOS) process. On-chip programmable capacitors allow cost saving compared to external capacitors and fine tuning to driver output slew-rate. This enables system designers with the flexibility to optimize driver slew-rate for...
In this paper, we present a noise-immune high-speed motion detection CMOS image sensor. The proposed architecture is quite appealing for motion object tracking applications as it can detect motion with a high immunity to random noise. Our pixel has a front-end event generator to detect and convert temporal light intensity changes into binary events. By on-chip implementing an event-clustering algorithm...
This paper concerns the design and the implementation of a transimpedance amplifier (TIA) dedicated to detector of Near Infrared spectroscopy (NIRS). To reduce the effect of the input capacitance on the bandwidth, a bias circuit with low input impedance is connected to input stage. A single ended common source common gate input stage based on a cascode structure is used to get a higher gain bandwidth...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.