The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Asynchronous circuits do not have the clock-related issues as in their synchronous counterparts, thereby enabling further design tradeoffs and in-operation adaptive adjustments for energy efficiency. This paper introduces the framework of a parallel delay-insensitive asynchronous platform implementing adaptive dynamic voltage scaling (DVS), which is based on the observation of system fullness and...
We report the first experimental results of single graphene-on-glass FET-based envelope detectors operating at digital communication data rate of 20 Mb/s with RF carrier frequency above 5 GHz. The new ambipolar GFET envelope detectors operated with zero power consumption, which is potentially ideal for ultra-low-power wireless networks. GFET ambipolar envelope detectors offer excellent 40 dB linear...
Sign detection is a necessary but non-trivial operation in Residue Number System (RNS) for many digital signal processing applications. Efficient sign detector for the three-moduli set RNS {2n −1,2n, 2n +1} has been proposed, but the problem remains unsolved for its extended four moduli sets. This paper presents a new sign detection algorithm dedicated to {2n −1,2n, 2n +1,22n +1} RNS that has a wider...
Improving efficiency of city services and facilitating a more sustainable development of cities are the main drivers of the smart city concept. This paper describes a field trial that instantiates a novel architecture exploiting major concepts from the Future Internet (FI) paradigm. The trial has been executed in one of the parks of the city of Santander providing an autonomous public street lighting...
Dedicated electronic hardware has been used to interpret selected lessons in fuzzy mathematics. DeMorgans Laws were simulated in an electronic environment and that simulation was then used as a base to illustrate how the law of excluded middle is violated by fuzzy sets. In that context the problem of fuzzy grade of inclusion is briefly analysed and simulated electronically.
A 2×VDD Output Buffer using PVTL compensation is proposed in this paper. Beside the PVT compensation, a Leakage compensation circuit is employed. With the proposed Leakage compensation circuit, the SR (slew rate) and data rate are improved by 32% and 27%, respectively, for VDDIO = 1.8 V at the worst case. Moreover, the reliability problem caused by the unstable voltage, gate oxide overstress and hot...
The CANDLES trigger system is used for the study of Double Beta Decay of 48Ca. The detector of this experiment consists of CaF2 crystals as the sources and the detectors, immersed in the liquid scintillator as a 4π active shield. Because the decay constant of liquid scintillator (∼a few10ns) is a few ten times shorter than that of CaF2 scintillator (∼1µs), if we trigger the signal by the pulse height,...
Recently, a C-ternary logic asynchronous digital system design was proposed. The advantage of this design was the use of conventional CMOS process technology, which reduced the process cost, instead of the multi-threshold one. However, the design had to use the element called “Spacer Detector”, or “SD”, to detect the half logic. This element design, like an inverter, had the cons that the current...
Classically, quasi-delay-insensitive asynchronous circuits based on weak-conditioned half-buffer employ the return-to-zero, 4-phase handshake protocol. This work scrutinizes the alternative return-to-one protocol and analyzes the effects of using it in practical circuits. A pipelined shift and add multiplier serves as case study. Return-to-one and return-to-zero versions of the circuit provide ground...
This paper presents an ultra-wideband and ultra-low-voltage compact power detector IC for microwave and millimeter-wave applications. The power detector circuit includes an nMOSFET differential pair with resistive feedback and a pMOSFET buffer. The power detector IC was designed, fabricated and fully evaluated using Fujitsu 65-nm CMOS technology. The detector IC exhibits an operation frequency from...
A lidar system with high tolerance to background light is described. Velocity sensitivity measurements using two different signal processing methods are compared. Sensitivity of −90 dBm is realized for up to 6.9 km/s emulated speeds.
This work presents the implementation of an asynchronous event detector circuit by applying subthreshold standard cells. The presented circuit operates in an on-chip power management unit (PMU) of a wireless sensor node. Such an application demands an ultra-low power architecture for an increased overall lifetime of the sensor node. The asynchronous circuit architecture and its subthreshold logic...
A test-chip for monitoring soft failures is presented. Diagnostics include logic circuit upset detection, substrate potential latchup monitors, input glitch detectors, system IDDQ monitors, and USB transmitters. Powered TLP testing and IEC61000-4-2 ESD produce different failures. Also, different failures are reported for mobile systems and those powered through grounded supplies.
We demonstrate soliton fission induced by free-carriers for the first time. Using time-resolved near-field measurements, we directly observe the nonlinear pulse evolution along the 1.5 millimeter nanophotonic waveguide in-situ, a record short fission length.
I present a simple scheme for entangling two independent time-bin qubits using quantum interference at a high-speed 2×2 optical switch. Non-classical two photon interference fringes were observed experimentally by using the proposed scheme.
This paper proposes a pulse width controlled Type-II PLL without using a charge pump nor a RC low pass filter. The loop filter is realized in a pulse width in time-domain instead of an analog voltage in voltage domain. The PLL has a pulse width P-I controlled oscillator whose oscillation frequency is controlled by two pulse widths, one of which is the PFD output pulse width (P), and the other is the...
Addition is ubiquitous in computer systems, and rising error rates make error detection within adders increasingly important. This paper considers the best way to introduce strong, non-intrusive error detection to fixed-point addition within an existing, optimized machine datapath. A flexible family of separable error detection techniques called carry-propagate/carry-free (CP/CF) duplication is presented...
Peripheral amyloidosis is a debilitating and often fatal disease. SPECT imaging of amyloid in mice has been established using 125I-SAP. Current efforts are aimed at using125I-labeled synthetic peptides such as p5, which are easier to translate into the clinic in the US since SAP is of human origin. It needs to be shown that the new peptide biomarkers correlate well with the gold standard, SAP. As...
A main advantage of PET is that it can provide truly quantitative results. In order to achieve this goal an accurate scatter correction is essential. Despite some drawbacks, the currently used single scatter simulation approach is clinically applicable, whereas Monte Carlo (MC) simulations have been shown to provide accurate results, but are still too slow to be used routinely. In this work, the high...
Zero-Degree Detector (ZDD) is a new Detector of Beijing Electron Spectrometer III (BESIII) for both double gamma event detection and luminosity monitoring to substitute the old luminosity monitor. A new luminosity readout is described in this paper which is designed in double width AMC/MTCA form factor with a large Xilinx Virtex5 FPGA in addition to normal electronic signal formation. A FPGA embedded...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.