The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
PUF is a security primitive that exploits the fact that no two ICs are exactly the same. To verify a new PUF design, several metrics including uniqueness, reliability, and randomness must be evaluated, which requires various resources and a long set-up time. In this live demonstration, we have developed an automatically evaluation platform for the PUF design. To the authors' best knowledge, this is...
Cyber-Physical Systems (CPS) provide many smart features for enhancing physical processes. These systems are designed with a set of distributed hardware, software, and network components that are embedded in physical systems and environments or attached to humans. Together they function seamlessly to offer specific functionalities or features that help enhance human lives, operations or environments...
A new methodology and algorithm is presented for testing on-chip memories concurrently with the normal operation of a processor, which has little or no effect on its performance. The test algorithm uses a series of short burst of memory access and does not destroy the memory contents. This paper describes the implementation of the memory built-in self-test (MBIST) methodology in the ARM® Cortex®-M7...
With the recent rise in cloud computing, applications are routinely accessing and interacting with data on remote resources. As data sizes become increasingly large, often combined with their locations being far from the applications, the well known impact of lower TCP throughput over large delay-bandwidth product paths becomes more significant to these applications. While myriads of solutions exist...
Developing new methods to evaluate the software reliability in an early design stage of the system can save the design costs and efforts, and will positively impact the product time-to-market. In this paper, we propose a novel fault injection technique to evaluate the reliability of a computing system running a software at early design stage where the hardware architecture is not completely defined...
The increasing density and complexity of modern microprocessors, which is driven by manufacturing technologies scaling, significantly affect their reliability. Reliability evaluation during the early design stages is a challenging process for microprocessor designers. Statistical fault-injection on microarchitecture simulators is commonly used, among other techniques, since it can deliver early and...
The Internet of Things (IoT) embeds sensors, actuators and computation into everyday 'things' such as lights and thermostats. These things form low-power wireless networks connecting to the Internet via IPv6 for monitoring and control. Such IoT systems are increasingly subject to runtime reconfiguration, wherein new hardware and software may be installed dynamically to accommodate changing application...
This work contains the description of the recursive algorithm of traversing reliability block diagram of software and hardware systems, creation reliability and refuse logical expression and program implementation of described algorithm.
Developing new methods to evaluate the software reliability in an early design stage of the system can save the design costs and efforts, and will positively impact product time-to-market. This paper introduces a new approach to evaluate, at early design phase, the reliability of a computing system running a software. The approach can be used when the hardware architecture is not completely defined...
The concept of Precise Point Positioning (PPP) for Global Navigation Satellite System (GNSS) technology was introduced in 1976, however it took until the 1990s for PPP to generate interest amongst the greater GNSS community. In order to evaluate the performance of PPP and its uses for CORSs Network definition, data collected from geodetic receivers belonging to permanent stations of Nigeria network...
Virtual RINEX (VR) is a common product for Global Navigation Satellite System (GNSS) post-processing applications, useful if the distance between the rover and master is greater than 30 km. Many studies have been conducted in order to analyse the content of this kind of data, but few have proved the positioning performances obtainable in particular conditions. The VR is a synthetic file created from...
Because of the recent advances in wireless technologies and, consequently the fast growing number of wireless devices that are being deployed in consumer houses, there is a growing demand from manufacturers to develop and deploy tools able to diagnose problems and evaluate the performance of their products prior to releasing them to the market. Such testing tools are required to be quickly deployable...
In-spite of the principle of good programming practice which stipulates that a commit should include only modifications belonging to one task, programmers submit tangled commits consisting of modifications related to two or several distinct tasks. Some researches show that between 11 and 39% of bug fix commits are tangled and at least 16.6% of all the commits are incorrectly associated to bug reports...
This research study analyses impact of E-Learning Tool named R-U-LEXIC for dyslexic children with special reference to selective schools in Tamil Nadu, South India. The objective of the work is to create a combined and interactive environment, where children may screened on a mass scale for dyslexia by means of an online tool named R-U-LEXIC. The research focuses on developing software platforms,...
Vulnerability Assessment and Penetration Testing is an important activity to improve cyber defense of systems/networks. It assist to make systems/networks vulnerability free. But it is a costly process. Premium VAPT tools are very costly. Even premium VAPT tools are not able to give 100 % accuracy to find out vulnerability. In addition to that, single VAPT tool cannot find all type of vulnerabilities...
In the current IT landscape, key challenges are to "un the business", "Outperform competition" & to expand the customer base to "Grow the business". This mandates an organization to constantly diversify the existing services provided and add new offerings. During such transformation initiatives, it is also imperative to ensure services are available 24/7 without interruption...
Software Reliability is an important feature of software quality, like other quality attribute as functionality, usability, performance, serviceability, maintainability, documentation etc. This Software reliability optimization is very important in software development field. Lots of software reliability models have been specified in last few years. This paper reviews the different Evolutionary algorithms...
Prospective memory is a form of memory involving remembering to perform delayed intentions or planned actions. Prospective memory (PM) failures may lead to serious consequences. Although many PM aid systems have been developed, existing works on reminder systems only focus on individual tasks. However, people with PM difficulties (e.g., elderly) are often involved in many group tasks and it is important...
High-Level Synthesis (HLS) has opened an opportunity for software programmers to target FPGA more rapidly. When developing HLS tools, tests are desirable to ensure their function, reliability and performance. When modifications are applied to a tool, Non- Regression Test (NRT) asserts that the changes have intended effect while Regression Test (RT) verifies that the tool still performs correctly without...
Tremendous amounts of wafer level reliability testing is required to support transistor technology development efforts. Conventional testing takes considerable time which severely limits reliability organizations. We present two approaches that help increase data velocity for wafer level reliability measurements and discuss their current limitations.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.