The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Recent virtualization-driven CPU architectural extensions involve tagging the hardware-managed Translation Look aside Buffer (TLB) entries to avoid TLB flushes during context switches, thereby sharing the TLB among multiple address spaces. While tagged TLBs are expected to improve the performance of virtualized workloads, a systematic evaluation of this improvement, its dependence on TLB and workload...
Current tools for embedded system design have limited support for modelling the interaction of the system with its physical environment. Furthermore, the natural representation of (streaming, real-time) applications with dataflow models is not supported by most tools. However, integrating multiple domains supports the design of complex interdisciplinary systems and enables model transformations. In...
This paper presents a single-path pipelined hardware structure for DFT computation based on the radix-22 FFT algorithm. The proposed structure requires log4N −1 complex multipliers, log2N complex adder/subtracters and 2(N −1) complex data stores. Compared with previously reported single-path pipelined structures, the number of add/subtracters is reduced by 50 percents. A realization of the delay and...
High availability WAN connectivity has traditionally been implemented with a single service provider building links with high quality hardware, redundancy, and SLA guarantees. We have studied and implemented an alternative, a MIP-based overlay approach that is both economical and can be deployed in present-day Internet. In this paper, we investigate the performance of our implementation of a Redundant...
Evaluation of Wireless Sensor Networks is difficult. Due to lack of standard implementations, stringent time requirements and security enabled communications evaluation of WirelessHART networks is challenging. This makes it very hard to compare, evaluate and test WirelessHART networks even controlled environments. We propose a hybrid simulation framework that is tailored for the WirelessHART protocol...
Cloud Gaming is a new kind of service, which combines the successful concepts of Cloud Computing and Online Gaming. It provides the entire game experience to the users remotely from a data center. The player is no longer dependent on a specific type or quality of gaming hardware, but is able to use common devices. The end device only needs a broadband internet connection and the ability to display...
A UWB through-wall radar using novel beam scanning array antenna previously proposed by the authors is described. This antenna scanning system has two new technologies. First, each antenna element is equipped with an impulse generator. Second, the time control between the antenna elements is realized by using tapped delay lines and by transmitting trigger signals. Based upon above technology, experimental...
Cloud systems provide a cost-effective service hosting infrastructure for application service providers (ASPs). However, cloud systems are often shared by multiple tenants from different security domains, which makes them vulnerable to various malicious attacks. Moreover, cloud systems often host long-running applications such as massive data processing, which provides more opportunities for attackers...
Wireless sensing, command, control and prognostics health monitoring (PHM) solutions provide the promise of ease of system maintenance and upgrade, reduced life-cycle cost and could significantly improve system safety, security and overall comfort On the contrary, utilizing wireless connectivity introduces a number of challenges such as resilience against antijamming and interference avoidance. In...
Network virtualization is a promising technology that offers high levels of flexibility, isolation, extensibility and cost-effectiveness. In this paper, we focus on router virtualization. We evaluate the forwarding performance of virtual routers when the data plane runs in the guests. This scenario offers a high level of isolation and flexibility, however, it suffers from performance limitations due...
Feedback Type Electronic Load is a load to simulate the characteristics of the new power electronic devices, which can be used as test equipment. The energy can be feedback to the utility power system with little loss and high power factor. This paper introduce a practical system. System consists of the control circuits, main circuits and detection circuits. Control circuit uses two ATMega128 controller...
A new technique for addition and subtraction of two digital signals is presented and implemented in FPGAs. The proposed technique is based upon the representation of signals as a Walsh series. A spectrum is generated which can be used for analysis and processing of digital signals directly. The results of addition and subtraction of two digital signals, represented as 8-bits signed number with 16...
Swarm systems consist of a number of relatively simple agents that interact with each other to afford a complex behaviour. Such swarm systems are inherently parallel but as yet little work has focussed on the development of specific hardware platforms that might take advantage of such parallelism. This paper proposes a hardware platform for the implementation of swarm system simulations, using a case...
The synchronization is a key point in measurement and control systems, which use technologies such as network communication, local computing and distributed objects. Modern industrial application is demanding the synchronization for higher precision, this paper analyzes a variety of synchronous time synchronization protocols used in the current industrial Ethernet applications, mean-while explains...
High performance implementation of 2D digital filters are highly desired in many applications for real-time processing. In this paper, a multiprocessor realization of a 2D denominator separable digital filter is implemented in Altera Stratix III FPGA. The implementation achieves a data throughput equivalent to one multiplication and two additions, plus one clock cycle. It has been found that the maximum...
Based on the previous study and discussion, the coincidence degree theory and continuation theorem are applied to solve the existence of periodic solution to the two-dimensional time-varying delay Cohen-Grossberg in this paper. The study on two-dimension enables us to thick of a complete and clear pattern stored in memory from an incomplete or fuzzy pattern, and hence has a wide and bright application...
This paper presents a new processor array architecture for scalable radix 8 Montgomery modular multiplication algorithm. In this architecture, the multiplicand and the modulus words are allocated to each processing element rather than pipelined between the processing elements as in the previous architectures extracted by G. Todorov. Moreover, the multiplier bits are fed serially to the first processing...
Wireless sensor networks (WSN) continuously enhance processing capabilities and miniaturization. However, there exists a design gap to energy and bandwidth availability. Especially battery technology cannot keep pace with demands of novel versatile services. A common approach for conserving channel capacity and energy is optimizing power-aware routing and different kind of duty cycling (DC) and harvesting...
Traditionally, common processor augmentation solutions have involved the addition of coprocessors or the datapath integration of custom instructions within extensible processors as Instruction Set Extensions (ISE). Rarely is the hybrid option of using both techniques explored. Much research already exists concerning the identification and selection of custom hardware blocks from hardware/software...
We present a new method to identify multi-site implications that can significantly increase the fault coverage of error-detecting hardware without increasing the area overhead. This method intelligently divides the input space about the functions of internal circuit sites and finds new valuable implications that can share gates in checker logic.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.