The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Differential encoded LDPC (DE-LDPC) coded systems with multiple symbol differential detection (MSDD) scheme can avoid good estimation of channel state information and compensate performance degradation of differential detection. In this paper, LDPC codes optimization for the DE-LDPC coded systems with MSDD is studied. Simulation results show that the optimized LDPC codes perform much better than the...
In this paper, a channel estimation method based on the superimposed pilots with the first-order statistics is proposed for massive MIMO systems. In the proposed method, no time slots are cost on training. Hence, transmission rate of the system is higher than the traditional method. Further, a decoder is designed based on MMSE decoder. Finally, simulations show that the performance of the system with...
Coded Aperture Imaging (CAI) plays a high performance in remote radiation measurement, an imaging method using high-energy radiation with a spectrum raging from × ray to γ ray has found many applications, including high-energy astronomy and environment monitoring. The kernel of CAI is the coded mask (encoding array) with the relevant decoding array which are usually designed jointly to reconstruct...
In this paper, bit interleaved coded modulation with the mapping of different delayed codewords onto the same signals is investigated. This scheme is referred to as delayed bit interleaved coded modulation (DBICM) and the principles of its coding and decoding are presented. Simulation results show that a coding gain of 0.7 dB and 0.5 dB can been achieved by DBICM with soft information over conventional...
In this paper, the secrecy of a cooperative system consisting of a single source, relay, destination and eavesdropper is analyzed. The threshold-selection decode-and-forward relay is considered, where the relay can correctly decode and forward only if it satisfies a threshold signal-to-noise ratio (SNR). Both destination and eavesdropper take advantage of the direct and relayed transmissions through...
Verification plays a major role in the implementation of soc and it is as important as designing. verification gives with the actual enactment and functionality of a DUT and verifies if it meets the specification or not. This paper presents an AMBA 3 AHB_LITE protocol has been justified as per the specifications by using UVM environment which completely wraps the DUT The verification environment is...
CV-QKD has drawn many attentions due to the potential to provide high secret key rate and low cost. Error reconciliation is the key module of post processing of a CV-QKD system. In this paper, an improved LDPC-based SEC error reconciliation scheme is proposed. Through the optimization of inner-level decoding and reduction of the iteration rounds of inter–level decoding, the reconciliation can be accelerated...
Short cycles in the Tanner graph of a given LDPC code has negative effect on the performance of iterative decoding. To improve the performance, we presented an approach for constructing Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) codes whose associated Tanner graph has large girth and a small amount of short cycles. Each column block of the parity check matrix was designed by adding circulant...
In this paper, we propose a low complexity algorithm for decoding where network coding is deployed in client-server networks. We consider battery powered clients, so that minimizing their power consumptions is essential. Our focus is thus on developing a decoding algorithm that can reduce the computational complexity. Unlike general decoding algorithms that are based on Gaussian elimination, we propose...
Decoding of Raptor codes consists of decoding of both the LT part and the precode part of the codes. When LT decoding is performed, a scenario may arise where the message passing-based decoding process is unable to provide non-zero log-likelihood ratio (LLR) updates to a fraction of input symbols even if it is mathematically possible to do so. The problem is even more critical for codes with short...
In this paper, MIMO (Multiple-Input-Multiple Output) system based on turbo equalization techniques which LDPC (Low Density Parity Check) codes were outer code and STTC (Space Time Trellis Code) were employed as an inner code are studied. LDPC may be applied these system, it must make BCJR output be hard decision data. It caused performance degraded. This paper proposed turbo equalization model for...
Direct short-range device-to-device (D2D) communication enjoys many advantages, such as high transmission rates, low propagation delays, low transmit power and interference. In order to realize the advantages, a device or user equipment participating in the D2D communications have to determine that the devices discovered are in a proximity area and are suitable to establish links with them. Hence,...
In this paper we study blind recovery methods for identifying the parameters of a convolutional code from an intercepted bitstream. It is assumed that the interceptor has no prior knowledge about the encoder and the recorded bitstream is noisy. The goal is to obtain the following parameters of convolutional code (i) number of inputs (ii) number of outputs (iii) constraint length of the convolutional...
A multiplier requires an Adder circuitry to add carry of previous result to next stage to form partial products and to get final result of multiplication. This paper presents a novel way to implement Line Multiplier without using Adders. The Adder-less Multiplier is implemented on both CMOS and FPGA platforms. In ASIC paradigm CMOS 90nm technology and on FPGA platforms Spartan-3 have been used for...
This paper deals with hybrid Digital Pulse Width Modulator (DPWM) architecture to generate a variable duty cycle pulse to control the switch of power converters. The proposed architecture highly utilizes the logic blocks present in Field Programmable Array (FPGA) to derive the variable duty cycle Pulse Width Modulation (PWM) pulses. This architecture uses the clock multiplying capability of on chip...
When complex system designs with complex specifications, where more than one address and data need to process simultaneously, than various protocols are used to process. There are various serial and parallel protocols are significant to used. But, now a day, AMBA AXI protocols are generally used for the interface. In this research work we present a flexible module with generic interfaces. Our implementation...
A Tele-command conveys the information from an originating source (Ground) to a remotely located physical device (Satellite). It has to generate different types of commands which are necessary for various operations of the satellite. In this paper, we explain about the space segment of the Telecommand system using CCSDS standards. The space segment is the receiving end where the commands are received,...
This paper proposes a fully Digital, Analog-to-Digital Converter (FD-ADC) which is designed by using UMC's 180 nm digital CMOS technology. The advantages of the digital ADC are its simplicity and low complexity. Power dissipation is also very less compared to other ADC architectures. The FD-ADC is suitable for low power applications and where the input signal swing is small. FD-ADC also needs very...
A novel PAM4 receiver with adaptive threshold voltage, adaptive decision feedback equalizer and fixed linear equalizer has been presented. The proposed techniques enable threshold voltage to be adjusted automatically depending on data rate, signal swing and loss of channel. Consequently the receiver can be used in various situations without being manually calibrated. Adaptive decision feedback equalizer...
RAM decoders were simulated on base the bulk CMOS 28-nm design rule. The result of a single nuclear particle impact on a MOS logical gate is a noise pulse as a single-event transient. The internal error decoder gives the main contribution to a noise sensibility of a RAM decoder. The combinational logic of error decoder can prevent all noise pulse propagating through NAND and NOR gates for the output...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.