The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper briefly reviews common state-of-the-art architectures of voltage regulators and their applicability to RFID. After that the design of a Low Drop-out (LDO) regulator using active resistances is presented, especially suitable for RFID applications. The chip is designed based on a 0.13 μm CMOS technology.
A programmable voltage reference used in an advanced wafer-scale hierarchical voltage regulation circuit is presented. The novel arborescence structure of the voltage regulation system is described and the requirements for the voltage reference derived. The proposed programmable voltage reference is based on beta-multiplier architecture, implemented in 0.18 μm CMOS technology with a very small area...
This paper presents a DC-DC step-down converter, which can accommodate the range of input voltage from VDD to sub-3×VDD voltage. By utilizing stacked power MOSFETs, a voltage level converter, a detector and a controller, the proposed design is realized by a typical 1P6M 0.18 μm CMOS process without using any high voltage process to resolve gate-oxide reliability and leakage current problems. The core...
A fully configurable bias current reference is described. The output of the current reference is a gate voltage which produces a desired current. For each daisy-chained bias, 32 bits of configuration are divided into 22 bits of bias current, 6 bits of active-mirror buffer current, and 4 bits of other configuration. Configuration of each bias allows specifying the type of transistor (nfet or pfet),...
A soft-start strategy for linear and low-dropout voltage regulators based on a successive current-limiting scheme during the startup phase is presented. The proposed current-limiting scheme incorporates a digitally-programmable mechanism for precisely controlling the current profile of the pass device during the startup transient. The proposed scheme is compact, as it requires no external components...
A compact resistor-less current detector that protects linear regulators against overcurrent is proposed. The circuit suits converters with either p- or n-channel pass-device, for different dropout voltages. The ratio between detection threshold ITH and a reference current IREF depends only on transistor geometry scaling, making the detector robust to process and temperature (PT) spread. As part of...
The attenuation of supply noise is crucial in those sensor interface circuits that require the detection of the small signal capacitance. This paper presents an integrated charge-pump based continuous frequency regulator for precision supply voltage generation. The circuit is able to operate with external supply voltage ranging from 3.0 V to 5.5 V. The charge-pump generates a nominal voltage of 3...
This work presents a compact buck converter that is capable of operating without voltage references or a constant input voltage for use in a compact, ultracapacitor based wireless sensor node. This is done through the use of a direct connected topology and a voltage sensor. Measured results show that for an output of 1.2 V for a load of 100 Ohms, a power efficiency ranging from 71.9-84.3% and a current...
In this paper, a digital controlled push-pull linear voltage regulator is proposed. The designed regulator can provide a variable output voltage ranging from 0.5V to 1V in steps of 0.1V. It can supply a maximum of 100mA for each output level. A time interleaving control technique is also presented to enhance the output performance. By using UMC 65nm standard CMOS technology, the ripple of the output...
This paper presents a wide tuning LC voltage controlled oscillator (VCO) with integrated voltage regulator to minimize supply pushing. The integrated voltage regulator utilizes on-chip low-corner frequency noise filters to minimize the impact of regulator noise on VCO phase noise. One shot circuit is used with low-corner frequency noise filter to ensure fast settling. The VCO achieves current consumption...
Dynamic Power Management (DPM) is a technique to reduce the power consumption of an electronic system by selectively shutting down idle components. In this paper, a DPM methodology is proposed for managing the power consumption of System on Chip (SoC) in batteryless TPMS. The main circuit adopts three power regulators to supply the IP cores (CMOS Temperature Sensor + A/D + MCU + 433MHz Data Transmitter)...
This paper presents low power circuit design for voltage regulator and resistor to digital converter that are used in a RFID-like sensing circuit for measuring the resistance of a sol-gel sensor. The regulator circuit has simple circuit structure and consumes zero DC current (except the current drained by its load). The resistor to digital converter consists of a cascoded current mirror, a reference...
In this paper, we present the wireless energy and signal transmission system and circuit design for implantable medical system to achieve power and data transmission and signal processing. This paper gives a detailed design of the power and the ASK demodulation circuit and their improved circuits. The first design has been fabricated in a 0.5 um 2P3M standard CMOS process, the test results have demonstrated...
This paper presents a regulated supply tuning voltage-controlled oscillator with built-in test and calibration. A low-dropout regulator with an integrated low-pass filter operates as a frequency-tuning element with inherent noise suppression. Frequency calibration employs a bias current tuning in three frequency ranges for adjusting an oscillation frequency shift caused by parametric faults. Built-in...
This paper presents an innovative and effective approach to design and test a regulator for an automotive alternator with programmable functionalities. The prototype system consists of two different parts: an integrated circuit (IC) and a FPGA. The IC, implemented in austriamicrosystems HVCMOS 0.35 ??m technology, includes all the high voltage parts and a power switch with very low ON resistance....
Comparator-controlled power switch has been widely used to improve power efficiencies of discontinuous-conduction-mode (DCM) buck regulators. Some major design challenges are capabilities of the comparator to operate at low voltage and dissipate low power for low-voltage DCM buck regulators having high power efficiencies under light-load condition. This paper presents a new comparator with current-controlled...
A 1.21 V output, 100 mA, 0.1 μF-10 μF output capacitor, ESR-independent, low voltage, low drop-out voltage regulator for portable power applications is designed and fabricated in a 0.5 μm CMOS process with an area of 0.22 mm2. The use of a wide-range output capacitor LDO enables reduced target system PCB size and bill of materials (BOM). A 0.05%/V line regulation, 0.001%/mA load regulation with 220...
In this paper, a method which uses impedance match to improve Power Noise Rejection Ratio (PSRR) of low dropout voltage regulator (LDO) and to make robust frequency compensation is put forward. Based on the method, a novel LDO is designed. The simulation results are as follows. PSRR>80dB@10kHz, the load regulation at 0-250mA is less than 15mV, and an external capacitor of more than 0.8uF can realize...
In this paper we present a wireless RF powering system dedicated to a cochlear implant. Most current systems use discrete components to achieve the back telemetry power supply. In order to achieve an efficient power consumption and a minimum size of the implant, our RF powering system is conceived with MOS transistors in order to have an integrated system. Using the signal recovered by the inductive...
We present several issues for the design of a UHF-band near-field RFID tag chip. The power management of the analog block includes voltage multiplier, RF limiter, and regulator. The signal processing part includes ASK modem, clock generator, low voltage detector, analog random number generator, and power-on-reset. The digital control for the tag chip is based on the EPCglobal Gen-2 protocol. Analog...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.