Serwis Infona wykorzystuje pliki cookies (ciasteczka). Są to wartości tekstowe, zapamiętywane przez przeglądarkę na urządzeniu użytkownika. Nasz serwis ma dostęp do tych wartości oraz wykorzystuje je do zapamiętania danych dotyczących użytkownika, takich jak np. ustawienia (typu widok ekranu, wybór języka interfejsu), zapamiętanie zalogowania. Korzystanie z serwisu Infona oznacza zgodę na zapis informacji i ich wykorzystanie dla celów korzytania z serwisu. Więcej informacji można znaleźć w Polityce prywatności oraz Regulaminie serwisu. Zamknięcie tego okienka potwierdza zapoznanie się z informacją o plikach cookies, akceptację polityki prywatności i regulaminu oraz sposobu wykorzystywania plików cookies w serwisie. Możesz zmienić ustawienia obsługi cookies w swojej przeglądarce.
This paper describes a CMOS implementation of a Linear Voltage Regulator (LVR) used to power implanted systems. The topology is based on a classical structure of a Low Dropout Regulator (LDO) and receives his activation energy from a RF link characterizing a passive RFID tag. The LVR was designed to achieve important features like low power consumption, and a small silicon area without the need for...
This paper presents an ultra-low power voltage regulator used for low power wireless sensor nodes. As the input conditions for these types of regulators can be quite different in terms of voltage range and transient speed, the introduced architecture is designed to be almost insensitive to these variations. Even if the pass device is formed by an NMOS transistor, low-dropout operation is possible...
This work presents the implementation of a CMOS Linear Voltage Regulator (LVR) used to power up bio-implanted systems. The topology is based on a classical structure of a Low Dropout Regulator (LDO) and receives his activation energy from a RF link characterizing a passive RFID tag. The LVR was designed to achieve important features like low power consumption, and a small silicon area without the...
A novel low dropout (LDO) voltage regulator compensation technique is demonstrated. A parallel feedback path is used to insert a zero at approximately three times the output pole. The parallel feedback consists of passive elements only and occupies small area. The proposed technique completely eliminates the output pole at different load conditions and results in high LDO bandwidth, which achieves...
In embedded systems design, low power design must be the problems faced. From this, mainly from the CPU CMOS circuit design, low consumption of dynamic power management from three aspects, low-power embedded system design, is analyzed.
A CMOS capacitor-free low-dropout (LDO) voltage regulator with 0.65-1.8 V power supply is presented. Positive feedback is used to build the differential computation of the error amplifier and the positive feedback gain is less than unity to ensure the stability. The LDO is designed in TSMC 0.18 μm CMOS processes. The maximum output current of the LDO is 50 mA at an output of 0.5 V. The simulation...
In this paper, we present the design of a low-power, high power supply rejection (PSR) voltage regulating circuit in a 0.35μm standard CMOS process. A CMOS full-wave bridge rectifier is designed to generate an unregulated DC voltage. A low dropout (LDO) series voltage regulator converts the unregulated voltage to a stable and clean DC supply voltage. A self-biased wide range and high power supply...
High-performance wireless power transmission working as a continuous power source of implantable devices can prevent biohazard from leakage of buttery fluid or skin infection from transcutaneous cable. This work reports a high efficiency inductive powering and backward telemetry for implantable medical devices. A new differential class-E type power oscillator with high efficiency excites the external...
The new dynamic fast settling low dropout regulator (LDO) is presented for minimizing setting time in voltage switched by utilizing the multi-voltage control technique and dynamic fast-settling mechanism The proposed LDO provides multiple discrete voltage levels of output by using multi-voltage control technique Meanwhile, the settling time is reduced by utilizing dynamic fast-settling mechanism during...
A design of a low dropout voltage regulator (LDO) with fast settling response is being reported. This circuit is stable for full load current range from 0 to 150mA. A current boost circuit is being used to improve the transient response. There was an overshoot of mere 10.51mV and settling time achieved was 43.8ns. The PSRR achieved was -84.464dB upto 8.895kHz, and more than -70db till 136.218MHz....
This paper presents a multi-MHz buck regulator for portable applications using an auto-selectable peak- and valley-current control (ASPVCC) scheme. The proposed ASPVCC scheme and the dynamically-biased shunt feedback in the current sensors relax the settling-time requirement of the current sensing and improve the sensing speed. The proposed converter can thus operate at high switching frequencies...
A high power supply rejection (PSR) low drop-out (LDO) voltage regulator employing a simple supply ripple cancellation adaptive technique is presented in this paper. The LDO is implemented in 90nm digital CMOS process and occupies an active area of 0.015mm2. The measured PSR is better than -50dB up to 10MHz across the load current range of 140mA with a drop-out voltage of 0.15V. The quiescent current...
This paper describes the design of a 1.2-mW, 0.027-mm2 thermal sensor and its accompanying supply voltage regulator, both implemented in a Hi-K, metal gate, 32nm technology. The designs incorporated built-in run-time variability reduction schemes for improved manufacturability, which allowed the sensor to achieve an INL of ±0.27°C over the operating range of 0°C to 110°C while the regulator met all...
In this paper, we present the design of a low-power, high-power supply rejection ratio (PSRR) power regulator used in telemetry-powered bioimplantable microsystems in a 0.35μm standard CMOS process. The power regulator is comprised of a CMOS full-wave bridge rectifier, a wide-range and high PSRR voltage reference and a low drop out series voltage regulator. Simulation results show the proposed circuit...
In this paper, a low dropout voltage regulator (LDO) for radio frequency (RF) circuits of IEEE802.15.4/ZigBee wireless sensor network (WSN) is proposed and implemented by using TSMC 0.18μm CMOS process. Bandgap reference circuit startup problem and stability of LDO are key problems of LDO circuit design, and their reasonable solutions are given in this paper. Chip measurement results demonstrate that...
A novel wireless powering solution for active capsule endoscope has been presented in this paper. The self-resonant coil inside the human body is used to receive energy, and the energy is rectified and regulated to generate a stable voltage for charging a button battery, which provides stable power for controlling and driving the system by the low dropout (LDO) regulator fixed in the capsule endoscope...
A novel current recycling dual linear regulating power supply is proposed in this paper. In systems, such as biomedical implants, requiring a high actuation supply voltage and a number of lower supply voltages generated by linear regulators, our technique allows the linear regulators to be stacked, effectively reducing the overall current consumption to that of a single regulator. We design a dual...
We present a new battery-free RFID sensor which can be used as a node of a low cost sensor network. It can be used to detect either temperature and gas concentration, depending on the choice of the sensitive element. Its main features are a low consumption, a temperature sensibility range from 0 to 70°C with a maximum reading distance of 7 m and an ammonia detection sensibility range from 0 to 10...
A single-inductor dual-input dual-output (SIDIDO) buck regulator is presented for simultaneously regulating a battery charging current and a output DC voltage in portable battery management system. The proposed SIDIDO converter operates in the continuous-conduction mode for relaxing the peak current stress and thus enables the converter to deliver a maximum load power of 2.2 W. Moreover, the cross...
This paper presents the design and measurement results of an error ADC with a pipeline structure for DC-DC converter digital controller in 0.13μm technology. The proposed error ADC shared by three voltage rails through an analog MUX. The error signal is amplified by a differential amplifier and a switched capacitor amplifier with a total gain of 10. The amplified error signal is then digitized with...
Podaj zakres dat dla filtrowania wyświetlonych wyników. Możesz podać datę początkową, końcową lub obie daty. Daty możesz wpisać ręcznie lub wybrać za pomocą kalendarza.