The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This study presents a new vertical MOSFET with recessed gate (RG). Based on the TCAD simulation results, our proposed VMOS structure can gain reduced parasitic capacitance (compared to the conventional VMOS, both Cgd and Cgs can be reduced about 12% and 38.78%, respectively at VDs =1.0 V), improved drain saturation current, and free kink characteristics, in comparison to a conventional VMOS structure...
With the CAN/LIN network using in the Automobile Body Control System widely, in order to economically achieve the reliable communication in the vehicle, this article has designed a communication gateway based on ARM968E-S.This scheme introduces characteristics of ARM controller (LPC2919/01) and the CAN receiver (CTM1050T) in particular, achieved the software and hardware design of the CAN/LIN gateway...
Cellular Automata (CA) model is extensively applied to pedestrian evacuation simulation in emergency, but little research is about pedestrian behavior of orderly activities in normal situation. Based on queue theory, CA, finite state machine model and visibility graph, queuing behavior and path search algorithm are modeled. Considering the direction of queue activities, a pedestrian locomotion behavior...
This paper describes a computer-assisted approach that integrates several traditional charting tools, such as the Operation Process Chart, Multi-Product Process Chart, and the From-To Chart for material flow network simplification. In this layout problem of flow manufacturing, the assembly structure of the products are honored in order to determine suitable locations for Point of Use storage of inventory...
In order to increase the flexibility of control for stepper motor, a pulse generator based on FPGA is proposed in this paper. Draw State transition diagram by analysis the Principle of pulse generator, and realized in FPGA using Very High-speed Integrated Circuit Hardware Description Language (VHDL). The simulate results show that pulse output in FPGA is consistent with the requirements. The module...
There is some trouble with the existing coal mine main pumping equipments' monitoring and controlling systems.A new kind of monitoring and controlling system of the coal mine main pumping system is researched in this document. The calculation method of the pumping equipments' efficiency is analysed in this document.And the function and structure of the monitoring system is expounded in detail. The...
A novel SOI LDMOS with Double Trench Gate (DTG) is proposed. The DTG SOI LDMOS is obtained by introducing an additional trench gate between P-well region and N-drift region, which can form one more n-channel in on-state. The parameters of DTG SOI LDMOS were optimized to some extend through 2D device simulations and some main electronic properties were obtained through 2D device simulation with Silvaco...
The principal factors affecting the warpage of long-armed product during plastic injection process were discussed. Using injection process numerical simulation and design expertise, this paper studied the approach to decrease warpage degree with multi-gates injection. Taken one straight long-armed part as sample, the potential warpage caused by uneven cooling and non-uniform shrinkage with two or...
The mitigation of single event upsets (SEUs) in field programmable gate arrays (FPGAs) is an increasingly important subject as both the static random access memory (SRAM) cells and the logic circuits in FPGAs are susceptible to SEUs. Among all SEU mitigation techniques, the triple modular redundancy (TMR) has become the most common practice because of its straightforward implementation and reliable...
In this work, a deep submicron double-gate (DG) Gallium Nitride (GaN)-MESFET design and its 2-D threshold analytical model have been proposed and expected to suppress the short-channel-effects for deep submicron GaN-MESFET-based low power applications. The model predicts that the threshold voltage is greatly improved in comparison with the conventional Single-Gate GaN-MESFET. The developed approaches...
In this paper, we presented a new analytical model for the transconductance and output conductance of submicron gate-length GaAs MESFET transistors. After an analytical study of the current voltage characteristics, the transconductance and drain conductance mathematical expressions are determined as a function of the drain and gate voltages in different operations regimes (linear, non-linear and saturated)...
We study the problem of identity testing for depth-3 circuits of top fanin k and degree d. We give a new structure theorem for such identities. A direct application of our theorem improves the known deterministic d -time black-box identity test over rationals (Kayal & Saraf, FOCS 2009) to one that takes d(O(k2))-time. Our structure theorem essentially says that the number of independent variables...
A new two-dimensional analytical model for the potential distribution and depletion-layer width for the short-gate GaAs MESFET's has been presented in this paper. The solution of the two-dimensional Poisson's equation has been considered as the superposition of the solution of one-dimensional Poisson's equation in the lateral direction and the two-dimensional Laplace equation with suitable boundary...
In this work, design of low-voltage low-power analog artificial neural network (ANN) circuit blocks by using subthreshold floating-gate MOS (FGMOS) transistors and a neuron circuit is implemented. The circuit blocks, four-quadrant analog current multiplier and FGMOS based differential pair, have been designed and simulated in CADENCE environment with TSMC 0.35μm process parameters. Using the proposed...
Due to the excellent control of DG MOSFETs over the short channel effects, they have been considered as a leading candidate to extend the scaling limit of conventional bulk MOSFETs. However, the hot carrier injection into gate oxides remains a potential problem in reliability field hence altering the device lifetime. In the present paper, a comprehensive drain current model incorporating hot-carrier-induced...
It's widely recognized that Gate-All-Around (GAA) MOSFETs are considered among the most probable choices to continue CMOS performance boost beyond the conventional scaling frontiers. Such device offers the best controllability of short-channel effects claimed to be the predominant factor limiting how far the downscaling can be achieved. However, the lack of analytic compact models for degraded drain...
It is widely suspected that Erdös-Renyi random graphs are a source of hard instances for clique problems. Giving further evidence for this belief, we prove the first average-case hardness result for the k-clique problem on monotone circuits. Specifically, we show that no monotone circuit of size O(nk/4) solves the k-clique problem with high probability on G(n,p) for two sufficiently far-apart threshold...
Mobile ad hoc networks are becoming an important concept of modern communication technologies and services. It provides some advantages to this communication world such as self-organizing and decentralization. In this paper, we are going to design a cluster-based multi source multicast routing protocol with new cluster head election, path construction and maintenance techniques. The main objective...
The field of digital systems has undergone a major revolution in recent decades. Circuits are shrinking in physical size while growing both in speed and range of capabilities. This rapid advancement is not without serious problems, however. Especially worrisome are verification and testing, which become more important as the system complexity increases and time-to-market decreases. Genetic algorithms...
This paper describes about Implementation of MultiVoltage low power methodology for power optimization. Here Multi-Voltage methodology is applied to MSP430 16-bit microcontroller core using TSMC 65nm & 45nm NLDM libraries. The optimized power values are shown and compared among the libraries. Synopsys Power Compiler tool is used for synthesis and implementing the Methodology. Final Summary and...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.