Serwis Infona wykorzystuje pliki cookies (ciasteczka). Są to wartości tekstowe, zapamiętywane przez przeglądarkę na urządzeniu użytkownika. Nasz serwis ma dostęp do tych wartości oraz wykorzystuje je do zapamiętania danych dotyczących użytkownika, takich jak np. ustawienia (typu widok ekranu, wybór języka interfejsu), zapamiętanie zalogowania. Korzystanie z serwisu Infona oznacza zgodę na zapis informacji i ich wykorzystanie dla celów korzytania z serwisu. Więcej informacji można znaleźć w Polityce prywatności oraz Regulaminie serwisu. Zamknięcie tego okienka potwierdza zapoznanie się z informacją o plikach cookies, akceptację polityki prywatności i regulaminu oraz sposobu wykorzystywania plików cookies w serwisie. Możesz zmienić ustawienia obsługi cookies w swojej przeglądarce.
In this paper, the effect of power via stub resonance on 25Gbps+ signaling is investigated. Two methods of removing lower frequency resonances caused by power vias are proposed for symmetrical high speed signal and power via structures. This paper analyses the effectiveness of the proposed methods by presenting simulations and experimental data. The signaling impact of power vias on conventional solutions...
This paper presents a new methodology to cancel the far-end crosstalk in DDR4 memory channel. By utilizing the long via stub, the far end crosstalk is greatly reduced without increasing the routing area. To further demonstrate the crosstalk cancellation impacts on the memory channel margin, DDR4 DQ topology was simulated at the speed of 2133MT/s, 2400MT/s, and 2677MT/s, respectively. From the DDR4...
Parasitic coupling mechanisms in CPW line systems are investigated. This is important for open and short reflect standards in calibration, for instance. Simulation results are presented varying the geometrical parameters of CPW structures, explaining the typical crosstalk effects which may occur.
We have made close-packed far-infrared MKID arrays with ~ 250 pixels using TiN on silicon. Measurements show a large scatter in quality factor arising from crosstalk. This is confirmed by pump-probe experiments and EM simulations. Our new shielded resonator designs show very low crosstalk levels.
This paper analyses jitter increase mechanism due to parallel IO simultaneous switching noise (SSN), while FPGA transceiver operates at multi-gigabit data rates or higher. Several jitter measurement methods and relevant simulations are used to diagnose noise sources and coupling paths. This paper illustrates that transmitter jitter profile is related to power supply noise and inductive crosstalk characteristics...
As was well known, the substrate-integrated waveguide can be easily implemented and integrated with active and passive devices using the printed circuit process. Thus, the integration circuit and system based on the substrate-integrated waveguide technique becomes achievable. However, in the integrated circuit environment, the close proximity between adjacent substrate-integrated waveguides may cause...
In this paper the crosstalk between two parallel coaxial cables is investigated. It is shown that the degree of coupling is strongly effected by the geometry of the system. In many practical situations the geometry of the cable routing is ill-defined so that an exact deterministic solution is not possible or helpful. A simple solution based on the first resonant frequency is proposed which can also...
Crosstalk among vias is a critical problem in high-speed digital circuits, deteriorating signal quality and increasing jitter, especially when circuit density is high. Underlying mechanism of crosstalk among vias is investigated in this paper. Using a physics-based equivalent circuit model, crosstalk as a function of various geometrical parameters, including parallel plane pair thickness, layer count...
This paper proposes a novel method for wireless interconnect in three-dimensional (3D) multiple packaging of large scale integrated circuits (LSI). This interconnect consists of micro-strip-line (MSL) on a silicon substrate and slot on a ground plane. A coupling by stacked slots provides the wireless interconnect. The proposed method provides a use of large sized ground plane which reduces the interference...
Podaj zakres dat dla filtrowania wyświetlonych wyników. Możesz podać datę początkową, końcową lub obie daty. Daty możesz wpisać ręcznie lub wybrać za pomocą kalendarza.