The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Adapting to meet service requirements to users and growth of market in factory automation and health control equipments, network environment is rapidly changing into the reliable and high-quality Internet. TCP is expected to be a solution of the reliable transport protocol. The carrier class transport network is also expected as a solution of the underlying transport network which supports high availability...
A hardware efficient optimum-deviation voltage mode controller with a fast and noise-insensitive detection of the key voltage waveform points during load transients is introduced. To reduce the effects of noise and delays on the detection, a two extreme point detector with a voltage tracking window is introduced. In addition, an on-line algorithm for the compensation of load-dependent duty ratio variations...
The control problem of the plant, which is characterized by the different response delay for the rise and fall of the plant input has been analyzed. It is shown that the modified PI controller with the switched values of parameters enables improving the control quality of such plant.
A novel high-speed and low-power negative level shifter suitable for low voltage applications is presented. To reduce the switching delay and leakage current, a novel bootstrapping technique is designed for the level shifter. Furthermore, a pull-down driver is proposed to have high driving capability under different operation modes. The circuit has been designed in 130 nm 1.5 V/5 V triple-well CMOS...
Heterogeneous communication networks with their variety of application demands, time-varying load, and mixture of wired and wireless links pose several challenging problems in modeling and control. This paper focuses on estimation of the round trip time which is important for the transport layer because it impacts the throughput of TCP and allows efficient development of congestion control techniques...
Peer-to-peer media streaming is a scalable way to multicast real-time contents toward a large number of peers. In multi-stream streaming systems such as P2PTV, peers continuously switch between media streams at a high rate. This leads to data loss, data propagation delay, and overlay reconstruction. In this paper, we propose a mechanism to make a multi-stream peer-to-peer media streaming system resilient...
A testchip demonstrates monolithic integration of micro-electro-mechanical (MEM) switch circuit building blocks for logic, timing, I/O and memory functions. Experimental results show functionality for an inverter, XOR, carry-generation block, oscillator, DAC, latch, and 10-cell DRAM.
This paper presents the dynamic characteristics of the proposed digital control current mode dc-dc converter. In the proposed novel digital control circuit, the peak current-injected control is realized using the combination of the simple dual A-D signal converter and the programmed delay circuit. In 100 kHz digitally controlled dc-dc converter, it is seen in simulation that the proposed method has...
This paper presents the transient performance study on the adaptability of an application layer multicast protocol, namely adaptive overlay multicast (AOM). The study focuses on how the application layer multicast tree structure adapts to network dynamics and faults by using efficient tree management and adaptation algorithms, thus reducing the adverse effects of network faults on the application...
With the advent of battery-powered portable devices and the mandatory adoptions of power factor correction (PFC), non-inverting buck-boost converter is attracting numerous attentions. Conventional two-switch or four-switch non-inverting buck-boost converters choose their operation modes by measuring input and output voltage magnitudes. This can cause higher output voltage transients when input and...
Threshold switching effects play a critical role in phase change memory (PCM) devices, since they contribute to the programming (set/reset) times and may lead to unwanted disturbs during the read operation. This work presents a detailed characterization and modeling of transient effects of delay, switching and recovery in PCM devices, allowing to quantitatively evaluate the statistical impact of read...
Smart building technologies are being developed in order to optimize energy usage in residential and commercial facilities electrical systems. One aspect of computer network based control systems is the intrinsic time-delays present in communicating feedback signals. This creates reduced stability margins in variable speed drives used for heating, cooling, ventilation and refrigeration systems. This...
Digital adaptive voltage positioning (AVP) techniques with fast transient response for voltage regulator modules (VRMs) are proposed in this paper. An AVP control unit is used to achieve AVP, by generating dynamic voltage reference and dynamic current reference. Two digital-to-analog converters therefore can be used instead of analog-to-digital converters to reduce system complexity. A straightforward...
We analyze the carrier dynamics in MOSFETs under low voltage operation for a 90 nm CMOS technology. For this purpose the displacement (charging/discharging) current, induced during switching operations is studied experimentally and theoretically. It is found that the experimental transient characteristics can only be well reproduced in the circuit simulation of low voltage applications by considering...
Polymorphic gates can be considered as a new reconfigurable technology capable of integrating logic functions with sensing in a single compact structure. Polymorphic gates whose logic function can be controlled by the level of the power supply voltage (Vdd) represent a special class of polymorphic gates. A new polymorphic NAND/NOR gate controlled by Vdd is presented. This gate was fabricated and utilized...
Networks on chips (NoCs) provide a mechanism for handling complex communications in the next generation of integrated circuits. At the same time, lower yield in nano-technology, makes self repair communication channels a necessity in design of digital systems. This paper proposes a reliable NoC architecture based on specific application mapped onto an NoC. This architecture is capable of recovering...
With technology scaling, vulnerability to soft errors in random logic is increasing. There is a need for on-line error detection and protection for logic gates even at sea level. The error checker is the key element for an on-line detection mechanism. We compare three different checkers for error detection from the point of view of area, power and false error detection rates. We find that the double...
In this paper, we present a new technique to improve the reliability of H-tree SRAM memories. This technique deals with the SRAM power-bus monitoring by using built-in current sensor (BICS) circuits that detect abnormal current dissipation in the memory power-bus. This abnormal current is the result of a single-event upset (SEU) in the memory and it is generated during the inversion of the state of...
A novel methodology for accurate and efficient static timing analysis is presented in this paper. The methodology is based on finding a frequency domain model for the gates which allows uniform treatment of the gates and interconnects. It is shown that despite the highly nonlinear overall gate model, a frequency domain model of the gate with the model parameters, gate moments, as functions of the...
The design of a full integrated electronics readout for the next ILC ECAL presents many challenges. Low power dissipation is required, and it will be necessary to integrate together the very front-end stages with an analog to digital converter. We present here a 12 bit 30 MHz analog to digital converter using a pipelined architecture. It is composed by ten 1.5 bit sub-ADC with a final 2 bit flash...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.