The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The next generation in the Intel® Itanium® processor family, code named Poulson, has eight multi-threaded 64 bit cores. Poulson is socket compatible with the current Intel® Itanium® Processor 9300 series (Tukwila) . The new design integrates a ring-based system interface derived from portions of previ ous Xeon® and Itanium® processors, and includes 32MB of Last Level Cache (LLC). The processor is...
An asymmetric 6T-SRAM cell design is presented for reliable low-power circuit operation under large variability. A low overhead write assist circuit is added to increase the write-noise-margin (WNM) and improve the write speed/power. Sizing is used to strengthen the pull-down transistor of the feedback inverter of the single ended read circuit to enhance the static-noise-margin (SNM). Monte Carlo...
In this paper, we present the design and implementation of IPv6 packet forwarding engine for flow based router which has the capability to handle several millions of flows at wire speed in high-speed networks. The IPv6 packet forwarding engine allows the improvement of both its performance and its flexibility with existing network processors. The functionality of the design has been tested using the...
CMOS technology continues to drive the reduction in switching delay and power while improving area density. However, the transistor miniaturization also introduces many new challenges in Very Large Scale Integrated (VLSI) circuit design, such as sensitivity to process variations and increasing transistor leakage. On the other hand, the need for on chip memory in Digital systems has been increasing...
Excellent nonpolar resistive switching behavior is reported in the Cu doped ZrO2 memory devices with the sandwiched structure of Cu/ZrO2:Cu/Pt. The ratio between the high and low resistance is in the order of 106. Set and Reset operation in voltage pulse mode can be as fast as 50 ns and 100 ns, respectively. Multilevel storage is considered feasible due to the dependence of ON-state resistance on...
The stream architecture is one of the emerging architectures that address the memory-wall problem of modern processors. While it is successful in the domain of multimedia, its efficiency to scientific applications is increasingly concerned. This paper implements the stream programs for some data- intensive scientific programs and evaluates the performance on the FT64 stream processor, which is the...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.