The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper reviews and analyzes a fully integrated Low-Noise Amplifier (LNA) for low-power and high temperature applications, in 130 nm Partially Depleted Silicon-on-Insulator (SOI) CMOS technology. The LNA has been characterized over a temperature range from 25 to 200deg C and designed using a cascode inductive source degeneration topology. Thanks to the SOI technology and the choice of the Zero-Temperature-...
This paper reviews and analyzes a fully integrated low-noise amplifier (LNA) for low-power and high temperature applications, in 130 nm partially depleted silicon-on-insulator (SOI) CMOS technology. The LNA has been characterized over a temperature range from 25 to 200degC and designed using a cascode inductive source degeneration topology. Thanks to the SOI technology and the choice of the zero-temperature-coefficient...
This paper reviews and analyzes a fully integrated electrostatic discharge (ESD)-protected low-noise amplifier (LNA) for low-power and narrowband applications using a cascode inductive source degeneration topology, designed and fabricated in 130-nm CMOS silicon-on-insulator technology. The designed LNA shows 13-dB power gain at 2.4 GHz with a noise figure of 3.6 dB and input return loss of -13 dB...
This paper reviews and analyzes a fully integrated low-noise amplifier (LNA) for low-power and narrow-band applications using a cascode inductive source degeneration topology, with a body contacted transistor in 130 nm partially depleted CMOS SOI technology. Thanks to the SOI technology, the LNA shows only 2 mW power consumption when power gain of 10 dB and a noise figure of 3.1 dB at 2.4 GHz are...
This paper reviews and analyzes a low-noise amplifier (LNA) for low-power applications using a cascode inductive source degeneration topology, with a dynamic threshold MOSFET (DTMOS) transistor in 130 nm CMOS SOI technology. Thanks to the introduction of dynamic threshold-voltage MOSFET (DTMOS), the measurement of the LNA shows 13 dB gain and -30 dB reflection input, while dissipating 6 mW under 1...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.