The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Advanced debug support and trace capabilities are getting ever more important for overcoming the challenges of developing complex real-time embedded systems containing complex Systems-on-Chip (SoCs). Gathering and handling of very large software and system traces becomes a major challenge. We present an approach of recording and fusing software and system traces in combined simulated and real system...
This paper proposes a packet-based verification platform with serial link interface for emulating the hardware of the heterogeneous IPs before tape out. With the serial link interface Serializer/Deserializer (SerDes) added between IPs, significant amount of pin counts can be reduced in the platform. An adapter is inserted between IP and SerDes to convert parallel bus into packets and handle the handshaking...
This tutorial describes the design flows, that is, the design steps and software tools required for designing modern systems-on-chip, focusing on the front end part. A simple flow starting with abstract design description in an HDL and going through transformations leading to physical design, is no longer adequate for the complex systems of today. A high end MPSoC (multiprocessor system on chip) today...
PTL (projection temporal logic) is a kind of temporal logic which can handle both sequential and parallel computation. In this paper, we proposed a formal approach of specification and verification of SOC using PTL. With this approach, PTL is used in high level design and hardware/software co-design for the formal specification and verification of a SOC system or its hardware/software parts. A simple...
Systems such as wireless handsets include an integrated System-On-Chip (SoC) often based on a multi-core architecture, with at least one Digital Signal Processor (DSP) and one Micro Controller Unit (MCU) core. Validating the application and modem software that runs on these devices is a lengthy task. Moreover, the earlier software developers can access a realistic platform of the system, the earlier...
There are many economic and technical arguments for the reduction of the number of Electronic Control Units (ECUs) aboard a car. One of the key obstacles to achieve this goal is the limited composability, fault isolation and error containment of todaypsilas single processor architectures. However, significant changes in the chip architecture are taking place in order to manage the synchronization,...
The design flow of a digital cryptographic device must take into account the evaluation of its security against attacks based on side channels observation. The adoption of high level countermeasures, as well as the verification of the feasibility of new attacks, presently require the execution of time-consuming physical measurements on the prototype product or the simulation at a low abstraction level...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.