The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Named Data Networking is a new data centric kind of communication network. This paper shows the study about NDN network and applies this architecture over Vehicular ad-hoc networks so that performance of network improves and communication becomes faster. At the end of simulation results are discussed in the form of packet delivery ratio, throughput, good put, routing overhead and various network parameters...
The Next Generation Networks use MPLS protocol in the core network to provide new services that are based on MPLS IP Cloud. This article describes an evaluation of key aspects for the construction of security on MPLS IP Inter-Cloud. The aspects to be evaluated are: separation of traffic between users of MPLS Inter-Cloud, connectivity among sites of the same Cloud application, protection of core of...
Mobile operators are today facing the daunting challenge of providing cheap and valuable services to ever more demanding customers. As a matter of fact, mobile standards have not yet really addressed this expectation of open, cheap and flexible web oriented internet access. As an alternative, we introduced an IP-centric QoS model mainly inspired by IP policies commonly found in fixed networks. In...
A versatile display system VDS for advanced embedded systems is developed to unify and perform display operations, usually overloading the system's main processing unit in one hand and requiring more knowledge of display technologies in the other hand. In the presented approach, the developed display system should handle the well-known display functions optimally and should highly improve interactivity...
The main challenge for a design engineer is not only to design a successful SoC with a well-structured and synthesizable RTL code but also to design it with efficient in energy and optimized in power consumption. The aim of the paper is to implement AMBA APB (advanced microcontroller bus architecture — advanced peripheral bus) Bridge with efficient deployment of system resources. For this, simulation...
In this paper, one of AMBA (Advanced Microcontroller Bus Architecture) known as AMBA APB (Advanced Peripheral Bus) is designed which provides minimum power consumption and low bandwidth. For this, an APB Bridge with Reset Controller design has been implemented in Verilog language. Reset controller introduces a reset signal BnRES during Power-on Reset (POReset) conditions so that propagation of metastable...
SMS4 is widely used in the Chinese National Standard for Wireless LAN WAPI (Wired Authentication and Privacy Infrastructure), and in WLAN WAPI, low-cost and efficient cryptography algorithm implementation is necessary and challenging. This paper proposes an ultra-compact IP core architecture, where the input data is processed in bytes. The proposed architecture further reduces its hardware consumption...
This study addresses the Internet Control Message Protocol (ICMP) performance problems arising in Internet protocol (IP) over Ethernet networks. These problems arise because of the compatibility issue between two different compositional protocols: the IP and Ethernet protocol. The motivation behind addressing the compatibility problem is to improve the security and performance of networks by studying...
With continuous shrinking in the size of deep sub-micron in this million transistor era, the interconnection of these hundreds and thousands of cores on a single chip is still constraint. Providing an efficient communication among these cores is a major challenge in the on-chip domain. Although hierarchical architecture has addressed most of the issues of the traditional approaches like point-to-point...
Cloud service providers (CSPs) aim to preserve infinite scalable and elastic computing resources. In addition, user requirements for flexible cloud computing resources impact the overall performance of the cloud. From the other side, virtualization adds additional layer in cloud stack and therefore decreases the service performance compared to on-premise traditional hosting. It seems that the price...
With the appeal of smart phones and tablets on the battlefield, the One Force Tactical Communications System (OFTCS), a hybrid cellular-tactical network solution by Raytheon, enabled networked video and mission command services to the Tactical Edge at the Army Expeditionary Warfighter Experiment Spiral G. Using commercial mobile computing devices communicating on the OFTCS network, small unit leaders...
Significant advances in the field of configurable computing have enabled parallel processing within a single Field-Programmable Gate Array (FPGA) chip. This paper presents the implementation of a flexible and programmable Single Instruction Multiple Data (SIMD) processing system on FPGA that can be adapted to the application. Its implementation is based on an IP (Intellectual Property) assembling...
In the hardware world, off-the-shelf heterogeneous components called IPs can be reused to build complex embedded systems such as systems-on-chips (SoCs). Converters are required to bridge these components because of differences in their interfaces. In this work, we present a framework to generate a converter, given rigorous specifications of the component IPs. This framework consists of a front-end...
The bandwidth broker is a management instance inside a PLC system, which has the complete overview about the network topology, the actual reserved bandwidth on each link inside its domain and should ideally have also a real-time view of the available bandwidth on each link. The bandwidth broker acts as an intermediate unit for call setups in a way that a call with ensured quality has to send a signaling...
We propose a parallel and modular architecture well suited to 802.16e WiMax LDPC code decoding. The proposed design is fully compliant with all the code classes defined by the WiMax standard. It has been validated through an implementation on a Xilinx Virtex5 FPGA component. A four or six-module FPGA design yields a throughput ranging from 10 to 30 Mbit/s by means of 20 iterations at a clock frequency...
The National Aeronautics and Space Administration (NASA) and the Department of Defense (DoD) are planning space system of systems (SoS) to address the new challenges of space exploration, defense, communications, navigation, Earth observation, and science. In addition, these complex systems must provide interoperability, enhanced reliability, common interfaces, dynamic operations, and autonomy in...
We propose a new powerful scalable generic parallel and modular architecture well suited to LDPC code decoding. This architecture template has been instantiated in the case of the 802.16e WiMax standard. The proposed design is fully compliant with all the code classes defined by the standard. It has been validated through an implementation on a Xilinx Virtex5 FPGA component. A four or six-module FPGA...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.