The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Accurate grid synchronization unit is essential for reliable operation of grid converters. Single-phase unit may utilize measured function and its digital derivative as the base for PLL. This paper compares some solutions of accuracy problems typical for such derivative approach: oversampling of measurements, interleaved calculation of derivative and averaged evaluation pulse signals. The proposed...
In recent years vein and nerve identification is most important role in medical field. Vein and nerve finding used for anesthesia injection during the major surgery. Nowadays doctors use manual method to find these vein, artery and nerve and they inject the medicine. Suppose they inject wrongly it will lead to major health disorder in children's and adults. So the proposed automatic detector was used...
This paper presents a modulator — demodulator system (modem) for data transmission via radio link using frequency shift keying (FSK) modulation. The modem was implemented in a low cost mid-range microcontroller. Results for the use of the modem in a railway end of train sensing unit and on the Automatic Position Report System (APRS) are showed. Both applications have slight different FSK specifications,...
The ATLAS detector at CERN records particle collision "events" delivered by the Large Hadron Collider. Its data-acquisition system identifies, selects, and stores interesting events in near real-time, with an aggregate throughput of several 10 GB/s. It is a distributed software system executed on a farm of roughly 2000 commodity worker nodes communicating via TCP/IP on an Ethernet network...
A creation of an image mosaic from a sequence of overlapped views is a powerful mean of obtaining a larger view of a scene than the available within a single view. It has been a subject of research for many years, and it has been used in wide range of applications such as satellite imaging and medical imaging. In this paper a general framework for creating a mosaiced image is illustrated, and through...
This paper describes the route of events through both hardware and software parts of the data acquisition system (DAQ) of the COMPASS experiment at CERN which implements FPGA based event-building. Data quality control is important part of any DAQ. During development of the COMPASS DAQ, a great emphasis was put on ability to recover from errors coming from frontend electronics and on possibility to...
This paper describes the preliminary design of FPGA based scan generator and Image Grabber System for Scanning Electron Microscope (SEM). The complete System is built around Xilinx Sparten-6 FPGA. Scanning Electron Microscope uses finely focused beam of high energy electrons for forming the image of the sample. The beam is raster scanned across the sample and the intensity information pertaining to...
The purpose of OpenPET project is to develop open source high-performance electronics for radiotracer imaging. We have developed OpenPET hardware electronics that mainly includes three custom electronics modules: the detector board (DB), the support board (SB), and the multiplexor board (MB). A reliable, scalable, flexible and user-friendly firmware and software frame need to be built to support the...
The upgrade of the Belle experiment and the KEKB accelerator aims to increase the experimental data set of the experiment by the factor 50. This will be achieved by increasing the luminosity of the accelerator which requires also a significant detector upgrade. A new pixel detector based on the DEPFET1 technology is one of the detector upgrade requirements to handle the increased reaction rate and...
The trigger of the LHCb experiment consists of two stages: an initial hardware trigger, and a high-level trigger implemented in a farm of CPUs. It reduces the event rate from an input of 15 MHz to around 5 kHz. To maximize efficiencies and minimize biases, the trigger is designed around inclusive selection algorithms, culminating in a novel boosted decision tree which enables the efficient selection...
This paper presents an application for simulation and generation of signals from semiconductor radiation detectors which can be used in testing and calibrating of the processing circuitry within radiation measurement apparatus. The proposed application acts as a virtual semiconductor radiation sensor, generating the specific pulse signals delivered by the sensor processing circuitry in case of a radiation...
This paper introduces a mapping method for adding a coarse grain (multiple pixels per processor) processing mode to massively parallel cellular processor arrays. The main motivation is to provide the fine grain pixel-parallel processor array with the ability of processing images with higher resolution than the array itself, in a way that is transparent to the programmer. The proposed method accomplishes...
Data-race freedom is a valuable safety property for multithreaded programs that helps with catching bugs, simplifying memory consistency model semantics, and verifying and enforcing both atomicity and determinism. Unfortunately, existing software-only dynamic race detectors are precise but slow; proposals with hardware support offer higher performance but are imprecise. Both precision and performance...
Current technology scaling is leading to increasingly fragile components, making hardware reliability a primary design consideration. Recently researchers have proposed low-cost reliability solutions that detect hardware faults through software-level symptom monitoring. SWAT (SoftWare Anomaly Treatment), one such solution, demonstrated with microarchitecture-level simulations that symptom-based solutions...
This paper presents an efficient HW/SW Codesign FPGA-based architecture of B-ACOSD CFAR target detector in log normal distribution for radar system. All CFAR system modules are analyzed in order to identify the critical ones to be optimized so that the detection process will be conducted in realtime. To compel the design optimization of CFAR Architecture, we have considered the custom instruction...
This traffic lights with fuzzy controller is designed based on PLC, assigned the traffic character of cross, fuzzy handled the traffic, apply the merit of PLC enough, according to traffic control standard. This controller can decrease the delay time of a vehicle through a cross, increase the ability of vehicle, display the traffic and the rate of break rules and regulations in the terminal, made it...
Modern systems on chip (SoCs) are rapidly becoming complex high-performance computational devices, featuring multiple general purpose processor cores and a variety of functional IP blocks, communicating with each other through on-die fabric. While modular SoC design provides power savings and simplifies the development process, it also leaves significant room for a special type of hardware bugs, interaction...
In this paper, we propose a novel architecture to accelerate the Speeded Up Robust Features (SURF) algorithm by the use of configurable hardware. SURF is used in optical tracking systems to robustly detect distinguishable features within an image in a scale and rotation invariant way. In its performance critical part, SURF computes convolution filters at multiple scale levels without the need to create...
This article will describe the procedures used to validate and characterize the combined hardware and software DAQ system of the KATRIN experiment. The Mk4 DAQ Electronics is the latest version in a series of field programmable gate array (FPGA)-based electronics developed at the Karlsruhe Institute of Technology's Institute of Data Processing and Electronics (IPE). This system will serve as the primary...
The PHENIX Hadron Blind Detector (HBD) is a high-performance Cherenkov counter used to detect electrons in relativistic heavy ion collisions at RHIC. A High Voltage Control and Monitoring System (HVC) was developed to provide optimal control over the detector for maximal performance and protection against damage from possible discharges. The HVC comprises several novel hardware components including...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.