The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper deals with the current state-of-the-art in interfacing issues related to real-time digital simulators employed in the simulation of power systems and power-electronic systems. This paper provides an overview of technical challenges encountered and their solutions as the real-time digital simulators evolved. Hardware-in-the-loop interfacing for controller hardware and power apparatus hardware...
In this paper, we present a technique for optimizing the simulation speed of the QEMU and SystemC-based virtual platform.Most of the optimization methods for conventional instruction set simulator based virtual platforms focus on accelerating the simulator kernel. However, the bottleneck that affects the simulation speed of a virtual machine based virtual platform is not necessarily the simulator...
In this paper, a notional Future Renewable Electric Energy Delivery and Management (FREEDM) system has been developed based on a real distribution feeder. The goal is to develop a digital testbed which can be used to show capabilities of this system, and to help the development of especially the new system components and the control schemes for this system. Two digital testbeds have been developed,...
The design based on ARM techniques is to realize a common model of communication equipment simulator. The S3C2410 chip, as the core of hardware, together with FPGA and other interface circuits, realize standardized coding and display controlling; the backstage computer software as a finite-state machine, need to give correct operating response, send display orders, communicate with other simulator...
Fault tree analysis of complex systems with repairable components can easily be quite complicated and usually requires significant computer time and power despite significant simplifications. Invariably, software-based solutions, particularly those involving Monte Carlo simulation methods, have been used in practice to compute the top event probability. However, these methods require significant computer...
This paper deals with a new way to design the medical sensor, combining evolvable hardware with traditional Chinese medical treatment mechanisms, designs the key circuits of EMG sensor in health care field by evolution. At first a framework of evolvable sensor is presented based on the characteristics of conventional sensor and evolvable hardware. Then the way of hierarchical structure evolution which...
The simulation system is also important for training students and crew. In order to overcome the disadvantage of the centralized simulation system, the distributed structure is adopted in this system. The simulation of diesel power units, shaft generators and exhaust-gas turbine power units are operated detachedly on the local computer (bottom machine) while the management of electric power is conducted...
Hardware in the loop (HIL) simulation, especially power HIL (PHIL) simulation, is a promising tool for motor drive design and prototyping. It inherits both the flexibility of simulation and the authenticity of hardware itself, which therefore allow an actual motor drive design to be thoroughly scrutinized under almost any conceivable condition. In this paper, a unique 5 MW PHIL simulation facility...
We consider a high performance software/hardware implementation of fault and fault -free simulation methods, and linting-technology for early design stage verification as well. Application of these technologies allows significant increasing simulation performance in comparison with software tools, and reducing design time of very high scale integrated circuits for 20-30%.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.