The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Network emulators are powerful tools that allow to test and characterize network equipment and protocols. The market offers several measurement solutions. The most widely adopted are software network emulators and among them surely free or open-source emulators are the most used especially in research contexts. Unfortunately, software network emulators are not distributed with technical support and...
This paper presents polymorphic logic gates for hardware security using giant spin Hall effect (GSHE) devices in which electron spin is the information token. Compared to existing CMOS (charge-based) IP protection and camouflaging security techniques, the proposed GSHE logic offers significant reduction in implementation area as well as power dissipation. Based on the Monte-Carlo simulation of stochastic...
The decoupling of data and control planes of network switches is the main characteristic of Software Defined Networks. The OpenFlow (OF) protocol implements this concept and it is found today in various off-the-shelf equipment. Despite being widely employed in industry and research there is no systematic evaluation of OF data plane performance in the literature. In this paper we evaluate the performance...
In this paper, we are targeting Altera Cyclone IV FPGA family to design an efficient GCD (Greatest Common Divisor) coprocessor based on Euclid's method with variable datapath sizes. The design was synthesized using seven chip technologies in terms of maximum frequency and critical path delay of the coprocessor. As a result, the comparison between different FPGA devices shows that Xilinx devices XC7VH290T-2-HCG1155...
In applications such as nuclear power plant, space and military, safety critical systems play an important role, where security is one of the crucial design parameters. Similar to software Trojans (virus), Hardware Trojans (HT) are raising security concerns in recent years. HTs are malicious additions or modifications to existing circuit elements which are implemented either as always on or triggered...
Wireless Sensor Networks (WSN) networks are increasingly utilized in highly demanding scenarios such as medical applications. In such cases hardware designs emerge as a prominent approach to address processing demanding tasks offering significant advantages over respective software based solutions. In such cases reconfiguration capabilities enable the achievement of critical trade-off between adequate...
In this paper, we present a virtual machine based SSD Simulator, VSSIM (Virtual SSD Simulator). VSSIM intends to address the issues of the trace driven simulation, e.g. trace re-scaling, accurate replay, etc. VSSIM operates on top of QE-MU/KVM with software based SSD module. VSSIM runs in realtime and allows the user to measure both the host performance and the SSD behavior under various design choices...
In network emulation, traffic shapers are used to shape the performance of the network. They are provided with certain inputs in a test environment to vary the network performance accordingly in order to investigate the effects of different network conditions on applications in real yet emulated scenarios. However, it is very important for the shapers to work as supposed in order to successfully realize...
Different versions of high-level synthesis of binary numbers parallel multipliers were considered and their parameters were determined, such as: equipment costs and time delay. The possible scopes of their application were also estimated.
The throughput of pipelined processors suffers due to delays associated with instruction dependencies and memory latencies. Multithreaded architectures try to tolerate such delays by sharing the pipeline with independent instruction threads. This paper proposes an analytic model which is used to quantitate the advantage of multithreaded architectures. The analytic model provides an exact solution,...
The skeleton approach as applied to the NASREM multiprocessor robot control architecture is described. The skeleton approach creates the shell of a functioning real-time control system utilizing the actual hardware and operating system code without using actual application code. This is done by replacing the processing part of the application code with time delays. Parameterization of time delays,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.