The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The propensity of HCI and BTI degradation of HfSiON MOSFET on strained SiN-CESL performance booster is meticulously investigated. It is found that HCI and BTI lifetime of HfO based n/p MOSFET devices depend on hydrogen, initial Dit and plasma charging inherently related to the stress type of CESL fabricated with PECVD. In case for tensile CESL, n/p MOSFET devices far exceed reliability targets for...
In this paper, the reliability of the fluorinated hafnium oxide (HfO2) gate dielectric using novel and CMOS compatible fluorinated silicate glass (FSG) process has been studied comprehensively for the first time. Due to dangling bonds and oxygen vacancies recovery by the fluorine atoms, higher transconductance, smaller stress-induced threshold voltage and interface state degradation are therefore...
Reliabilities of high-k stacked gate dielectrics are discussed from the viewpoint of the impact of initial traps in high-k layer. TDDB reliability can be explained by the generated subordinate carrier injection (GSCI) model. While initial traps increase the leakage current, they do not degrade the TDDB reliability. In contrast, the BTI reliability is strongly degraded by initial traps.
Continuous scaling, necessary for enhanced performance and cost reduction, has pushed existing CMOS materials much closer to their intrinsic reliability limits, forcing reliability engineers to get a better understanding of circuit failure. This requires that designers will have to be very careful with phenomena such as high current densities or voltage overshoots. In addition to the reliability issues,...
This paper is focused on the improvement of MOS device reliability related to deuterium incorporation in gate oxide. The injection of D+ ions into the gate oxide film was achieved through low-energy implantation at the back-end of line (BEOL) for the purpose of the passivation of dangling bonds at SiO2/Si interface and the generation of deuterium bonds in SiO2 bulk. Device parameter variations, as...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.