The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The present work proposes a capacitor charge /discharge based oscillator topology. The circuit is designed for a supply voltage range between 1.6V and 2V, using submicron CMOS technologies. The new oscillator topology brings noticeable improvements from the stand point of the supply voltage influence, power consumption and total implementation area.
In this paper, voltage droop compensation associated with long pulses generated by solid state pulsed power modulator (SSPPM) is discussed. The pulse modulator with proposed compensation circuit can achieve low voltage droop in many applications required long pulse width regardless of load condition by using active droop control. The proposed circuit is composed to current source capacitor charger...
The paper describe the device for generating acoustic signals in liquid with the absence of explosive in their design. The possibility of developing a stand-alone, compact, non-disposable low-voltage electrodischarge acoustic generator without sophisticated circuit tweaks, with low material and financial costs has been shown.
A low Vmin, 6T-SRAM is realized in 28nm FDSOI technology using read and write assist methods. We could reduce the Vmin of SRAM cell to 0.52V for the 0.120um2 high density 6T-SRAM. Reduced read margin of the SRAM cell is recovered using a transient rise in cell supply level through word-line coupling. Write assist is realized using application of PVT selective negative bit-line approach. Bit-line is...
This paper presents a fully autonomous integrated circuit (IC) dedicated to piezoelectric harvesters. The IC implements a novel Synchronous Electric Charge Extraction (SECE) technique which optimizes the energy transfer from a highly charged piezoelectric harvester to a low voltage storage element. The system deals with piezoelectric powers in the range of 10 µW to 1mW and handles very high piezoelectric...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.