The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
AMD's first Fusion Accelerated Processor Unit (APU) codenamed "Zacate" combines a pair of x86 CPUs cores codenamed "Bobcat", 1MB L2 Cache, Client Northbridge (CNB), with a DirectX" 11 Radeon™ HD5000 graph ics/multimedia controller on a single die. The CNB provides an interface to a sin gle 64b DDR3 memory channel, which can operate at up to DDR3-1066. The Fusion architecture...
This paper presents an ultra-low-power micro controller unit (MCU) built as a system-on-chip (SoC) that comprises of a 3-stage pipelined 16b MSP430 CPU, an integrated clock and power-management unit, analog/digital peripherals and embedded FeRAM memory for fast write capability. The SoC is fabricated in 0.13μm CMOS with 5 Cu metal layers. Two additional mask layers are required to include the FeRAM...
A Current design of a system-on-chip (SoC) technology is constructing under increasing demand for high performance, small size and energy-efficient design. To fulfill these demands, it is required to consider a suitable design for on chip interconnection network. In this paper, we design a prototype of communications unit (CU) for a network-on-chip (NoC) architecture based on ring processors interconnection...
A 648 MHz 153.8 mm2 45 nm CMOS SoC integrates eight general-purpose CPUs, four dynamically reconfigurable processors, two 1024-way matrix-processors, peripherals and interfaces. Using core enhancement, DDR3-I/F improvement and clock buffer deactivation, this SoC achieves 37.3 GOPS/W at 1.15 V.
In order to achieve low cost and reduced time to market goals ASIC and Embedded system designers have always struggled to come up with a basic platform, which once built and verified can easily be reconfigured and reused. Moreover they are also been challenged with compatibility issues of their designs with different processors. In this paper, we have presented a System-on-Chip (SoC) platform architecture,...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.