The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents a methodology for the optimal design of CMOS 6T SRAM ultra-low-power (ULP) bitcells minimizing power consumption under strict stability constraints in all operating modes. An accurate analytical SRAM subthreshold model is developed for characterizing the cell behavior and optimizing its performance. The proposed design approach is demonstrated for an SRAM implemented in a 32nm...
This paper presents a universal optimization model for Static Noise Margin (SNM) of Ultra Low Power (ULP) CMOS SRAMs in the presence of statistical variations. Distributions of retention and read SNM derived analytically, are analyzed as a function of the threshold voltages of the N and PMOS devices. The proposed model implemented in Matlab is applied to optimize yield by maximizing the μ/6σ of SNM...
For decades, advances in lithography and improvements in device technology have been scaling the NAND Flash memory cells in L and W directions. On the other hand, Z direction, or tunnel oxide thickness, has not been scaled. This is because of stress-induced leakage current that results in program and erase voltages and high-voltage (HV) transistors unscaled. This paper focuses on scaling the HV transistors...
In this paper, a novel design flow is presented for simultaneous P3 (power minimization, performance maximization and process variation tolerance) optimization of nano-CMOS circuits. For demonstration of the effectiveness of the flow, a 45nm single-ended 7-transistor SRAM is used as example circuit. The SRAM cell is subjected to a dual-VTh assignment based on a novel statistical Design of Experiments-Integer...
A novel design approach for simultaneous power and stability (static noise margin, SNM) optimization of nano-CMOS static random access memory (SRAM) is presented. A 45 nm single-ended seven transistor SRAM is used as a case study. The SRAM is subjected to a dual-VTh assignment using a novel combined Design of Experiments and Integer Linear Programming (DOE-ILP) algorithm, resulting in 50.6% power...
In this work, we propose a wide band linear voltage-to-current converter (VIC) with mobility degradation compensation. By use of NMOS output stage and grounding NMOS input stage, PSRR enhances as well as body effect decreases. In addition, through utilizing the sum of two current sources operate in linear and saturation region respectively, the nonlinearity of complementary parabolic voltage to current...
Run-time Power Gating (RTPG) is a recent technique, which aims at aggressively reducing leakage power consumption. Energy breakeven time (EBT), or equivalent sleep time has been proposed as a critical figure of merit of RTPG. Our research introduces the definition of average EBT in a run-time environment. We develop a method to estimate the average EBT for any given circuit block, considering the...
In this paper, we present the investigation of inverse narrow width effect (INWE) of 65 nm low-power process with dual gate oxide shapes. To evaluate the impact of STI process on narrow devices, we conducted different experiments in STI process steps, including STI liner, STI elevation, STI liner annealing and STI nitride pullback. The result shows only STI liner annealing and STI nitride pullback...
A compact analytical model of nanoscale MOS transistors which takes into account the effects of velocity saturation and channel length modulation is proven. Equations for the transfer and output characteristics and for the dynamic analogue parameters (transconductance and output resistance) are obtained, in the case of pMOS, as well as nMOS transistors. Experimental transfer and output characteristics...
With technology scaling, vulnerability to soft errors in random logic is increasing. There is a need for on-line error detection and protection for logic gates even at sea level. The error checker is the key element for an on-line detection mechanism. We compare three different checkers for error detection from the point of view of area, power and false error detection rates. We find that the double...
An independent-gate four-terminal FinFET SRAM have been successfully fabricated for drastic leakage current reduction. The new SRAM is consisted of a four-terminal (4T-) FinFET which has a flexible Vth controllability. The 4T-FinFET with a TiN metal gate is fabricated by a newly developed gate separation etching process. By appropriately controlling the Vth of the 4T-FinFET, we have successfully demonstrated...
The dramatic increase in leakage current, coupled with the swell in process variability in nano-scaled CMOS technologies, has become a major issue for future IC design. Moreover, due to the spread of leakage power values, leakage variability cannot be neglected anymore. In this work an accurate analytic estimation and modeling methodology has been developed for logic gates leakage under statistical...
This paper presents an analytical modeling of ballistic and quasi-ballistic transport, implemented in Verilog-A environment and used for circuit simulation. Our model is based on the Lundstrompsilas approach and uses an expression of the backscattering coefficient given by the flux method. The model takes also into account short channel effects and tales into account the effects of different scattering...
This paper deals with the implementation of a CMOS analog neural network (NN) that has to be integrated in a new kind of optoelectronic measurement system. The aim is to achieve real-time surface recognition using a phase-shift rangefinder and a neural network. NN architecture is a multilayer perceptron (MLP) with two analog input signals provided by the rangefinder, three processing neurons in the...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.