The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
The digitally controlled current conveyor has been used to realize a novel digitally controlled impedance multiplier. The realized impedance multiplier can provide positive or negative multiplying factor with directly or inversely proportional to an n-bit digital control word. The digitally controlled multiplier is utilized for the realization of a first order continuous time filter with low pass...
In this paper a new low voltage low power class AB CMOS second generation current conveyor (CCII) based on Rail-to-Rail folded cascode Op-Amp is presented, with a great performance. The proposed CCII provides very low input impedance at X-port, very high input impedance at Y-port, accurate voltage and current tracking with low offset, and wide bandwidth. As an application, a four quadrant analog multiplier...
This brief proposes a novel multi-objective heuristic. It is a transformation of a mono-objective heuristic into a multi-objective one by addition of an archive and some non dominance computing routines. Performances of the proposed heuristic are demonstrated thru test functions. An application to the optimal sizing of a class AB second generation CMOS current conveyor is presented. Comparison with...
In this paper, a new universal current conveyor, which is designed by using floating gate transistors (FGMOS), is proposed. By using FGMOS transistors both the input stage of the circuit providing the arithmetic calculations is getting simpler also the linearity range is increasing due to the properties of FGMOS differential amplifier. Simulations of the proposed circuit were made by using SPICE and...
This paper deals with using MO-TRIBES, an adaptive multiobjective particle swarm optimization algorithm, for optimally sizing CMOS positive second generation current conveyors. Pareto front is generated while minimizing parasitic X-port input resistance RX and maximizing current high cut-off frequency fchi. Results obtained using MO-TRIBES are provided and compared to those obtained using the classical...
This article presents a new current-mode squarer based on MO-CCTA (multiple output current conveyor transconductance amplifier). The circuit description is very simple, its construction consists of merely 2 MO-CCTAs. Without external passive elements, the proposed circuit is then suitable for IC architecture. The PSPICE simulation and experimental results are depicted, and agree well with the theoretical...
In this paper, a new current-mode (CM) Kerwin-Huelsman-Newcomb ( KHN) biquad is proposed which is suitable for crossover networks. The proposed circuit employs three differential voltage current conveyors (DVCCs) as active elements together with two capacitors and four resistors as passive elements, which all are grounded. The circuit simultaneously provides the three basic filter functions, namely...
A novel structure, based on balanced differential-pair, is proposed to implement the CMOS CCCII with negative intrinsic resistance at port X. HSPICE simulations, based on the AMS's 0.35mu CMOS process, are conducted, which certainly confirm the occurrence of negative resistance. To demonstrate its capability, a two-phase current-mode oscillator is synthesized based on two lossless integrators. As...
A current-mode biquad filter employing dual-x second generation current conveyor as active element is presented. The proposed circuit has one input and three outputs and can simultaneously realize low-pass, band-pass and high-pass responses. The biquad employs three DXCCIIs, three triode MOSFETs and two grounded capacitors. It avails tunability via control voltages with aid of triode MOSFETs. PSPICE...
In this paper a tunable four phase sinusoidal quadrature oscillator is realized using CMOS multi-output second generation current conveyors (MOCCIIs). The circuit uses only two CMOS MOCCII and provides four phase quadrature voltage outputs with equal magnitude at the oscillating frequency. The oscillator also exhibits independent frequency control. The proposed circuit is designed and verified using...
A wide bandwidth CMOS realization of high performance dual output second generation (CCIIplusmn) and third generation (CCIIIplusmn) current conveyors are presented. Both second and third generation current conveyors have the advantages of a wide current and voltage bandwidths, controlled intrinsic resistances at port X, Y and Z. We have developed an optimization program, thanks to Heuristic methodology...
A new grounded-capacitor single resistance controlled sinusoidal oscillator (SRCO) with explicit current output using two current conveyors (CCs) and five passive elements is presented. The proposed circuit offers (i) independent control of condition of oscillation and frequency of oscillation, (ii) low active and passive sensitivities, (iii) use of both the grounded capacitors (suitable for IC implementation)...
In this paper, two new voltage-mode first-order all-pass networks are proposed. Each of proposed networks employs two differential difference current conveyors (DDCCs), one grounded capacitor and one grounded resistor. No passive component matching conditions are required. The networks offer high-input and low-output impedances; hence it can be directly employed as a subsystem of monolithic circuits...
Two new current mode multifunction filter configurations are proposed with a single fully differential current conveyor (FDCCII). The first proposed current mode filter with single input and three outputs, which can simultaneously realize current-mode low-pass (LP), band-pass (BP), high-pass (HP), filter responses. The second proposed current mode filter with two inputs and two outputs, realize current-mode...
A voltage-mode DVCC based multifunctional biquardratic filter configuration is proposed. The circuit uses two DVCCs as active elements and together with two capacitors and three resistors as passive elements. The proposed filter can realize the low-pass, high-pass, three band-pass, band-eliminate and all-pass responses in a single circuit. The new configurations offer very high-input impedance, which...
A novel current-mode CMOS digitally controlled variable gain amplifier (VGA) is presented in this paper. The proposed VGA is based on new ??0.75 V digitally programmable second-generation current conveyors (DPCCII) with digital current gain control. The input stage of the DPCCII is realized using two complementary MOS differential pairs connected in parallel to ensure rail-to-rail operation. The output...
A current mirror (CM) is reconfigured based on self cascode (SC) arrangement, useful for low voltage (LV) analog and mixed mode circuits. The CM uses 4 MOSFETs, has high input and output swing, operating at plusmn0.5 V supply. Further, a novel CMOS CCII has been revisited and implemented using this CM for sourcing the mirrored current into a high impedance output node. P-spice simulations confirm...
A new configuration realizing Nth-order low-pass filter involving second generation current conveyors is presented. All the current conveyors are of the positive type (CCII+). The proposed configuration allows the use of four capacitances, four resistances and four (CCII+). The use of this active component makes the implementation simple and attractive. The functionality of the circuit is tested using...
This paper presents a current controlled fully balanced second-generation current conveyor circuit (CFBCCII). The proposed circuit with the fully balanced structure can restrain odd order harmonic distortion and common-mode disturbing signal effectively. Furthermore, the circuit has the property of current controllability, which can adjust its interior parameter via tuning bias current. PSPICE simulation...
A novel translinear CMOS current controlled conveyor II(CCCII) is presented. The principle of the CCCII circuit and its implementation in CMOS process are described. Then, the application of CCCII to active simulated inductance and active filter is presented. Results of PSPICE simulation verify the feasibility of the novel CCCII both in circuit implementation and application.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.