The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Small embedded systems, such as using a 16-bit CPU, are required to connect to the Internet. In addition, the systems are required to support encrypted communication. We develop a ubiquitous platform which supports Internet Protocol version 6 (IPv6) and IP Security (IPSec). This paper describes realization of Advanced Encryption Standard (AES) processing controlled by an original compact CPU core...
The Security Communications Interoperability Protocol (SCIP) is used to secure communications at military grade and is based on complex cryptographic operations. While many implementations exist, their structure was not made public because of the classified nature of the specifications. In recent years many aspects regarding the SCIP protocol have become publically available, making possible the presentation...
Wireless sensor network has been widely used and its real-time data processing capability is very limited. This paper puts forward a new solution, which is the novel wireless sensor network node design with hyperchaos encryption based on FPGA. With the wide application on wireless sensor network based on ZigBee protocol, we encrypt the transported data in the network using hyperchaos by FPGA, which...
In the context of FPGAs, system downgrade consists in preventing the update of the hardware configuration or in replaying an old bitstream. The objective can be to preclude a system designer from fixing security vulnerabilities in a design. Such an attack can be performed over a network when the FPGA-based system is remotely updated or on the bus between the configuration memory and the FPGA chip...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.