The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper discusses loss reduction of a proposed inverter which outputs a frequency of 13.56 MHz based on a frequency multiplying circuit consists of a multi-phase half-bridge inverter and a multi-core transformer. The proposed circuit realizes loss dispersion to each semiconductors and transformers. As conventional circuits for an Industrial, Scientific, and the Medical (ISM) band, inverters with...
A conventional 3-level PWM Inverter and a Cascaded Multilevel Inverter, both rated at 230Vrms voltage output and 3KW are analysed using the Switching Function. The PWM signal for the 3-level inverter is derived by applying the Switching Function Technique to the equal area principle. For the Cascaded Multilevel Inverter the Switching Function Technique is initially applied to each H-bridge, and then...
The switched inductor is a new circuit configuration for electronically varying the effective inductance of an inductor. In conjunction with a capacitor, filters with electronically adjustable tuning frequency can be constructed. This filter has the advantage to follow specific harmonics at the output of an inverter with varying frequency. In this way selective harmonic elimination is possible.
A new family of hybrid stacked power amplifiers (named as ‘Class-K’) are presented where each of the series stacked transistors can operate independently as different class of switching amplifiers. The voltage and current waveforms of the stacked transistors are shaped by independent harmonic load networks connected to the collector nodes of each of the stacked HBTs. A properly-designed Class-K amplifier...
This paper presents a 14-bit 2.5 GS/s current-steering digital-to-analog converter (DAC) in 65 nm CMOS. Small transistors are utilized in this design to reduce the 3rd-order harmonic distortion caused by finite output impedance. However, the adoption of small transistors increases the 2nd-order harmonic distortion and degrades the spurious-free dynamic range (SFDR). Hence a digital pre-distortion...
This paper introduces a unique seven level five switch Inverter with different type of filters to reduce total harmonic distortion (THD) and suitable for renewable energy applications. In conventional inverters output voltage and current waveforms are very far from the sinusoidal shape due to high percentage of THD. This type of distorted output voltage is not suitable for industrial drives and renewable...
In this paper, a new arrangement of seven-level Stepped DC Link Inverter (SDCLI) is proposed. It consists of DC link modules and H-bridge inverter. Compared with Two-Level Inverter (TLI), the SDCLI system generates the output voltage with reduced harmonic content and voltage stress. SDCLI can considerably reduce the switch count as well as gate drivers as the number of voltage levels increases. The...
This paper presents a novel circuit topology of the class-E rectifier by introducing the concept of the class-F rectifier into the basic class-E rectifier. In the proposed class-E rectifier, a harmonic component is added to the switching device of the basic class-E rectifier. Therefore, the proposed class-E rectifier possesses the strengths of both the class-E and -F rectifiers, enabling simple configuration,...
This paper presents a hybrid approach to simulate harmonic dynamics of switched networks connected to nonlinear electrical devices. The proposed approach relies on i) representation of the switched part of the network via generalized averaged models (GAM) and ii) modeling of the nonlinear part of the network via extended harmonic domain (EHD). It is shown that computational savings are achieved by...
The paper presents the ways of improving output voltage spectrum in switched-mode generators. Because of errors arising while setting the transistors' switching times, it is rather difficult to achieve the required compensation of higher harmonics. Switching times errors are caused by the inertia of the switching process in power transistors as well as sampling errors of control devices. Analysis...
In this paper a discussion on multilevel inverter using series connected switched input DC sources is presented. Here, less number of switches and input DC sources with opposite polarity are used. A single phase five level inverter is considered for explaining the operating principle of the proposed methodology. Here, SPWM technique is employed for generating pulses. Analysis is carried out with various...
Utility-interactive photovoltaic power generations have been accepted and spread widely. Various innovative power conditioning systems have been also studied. In domestic utilization, the actual application of such solar panels is almost installed on top of the roof of the detached house. However, some residents living in the apartment house are having fairly strong desire to contribute for energy...
This paper presents a design of a novel RF Power Amplifier which is suitable for Base stations and modern wireless communication systems. High broadband power efficiency is observed from 1.7–2.7 GHz, where PAE> 80% when we use second harmonic input tuning. The main purpose for applying second harmonic tuning circuit is to improve the switching behaviour and enhance the efficiency for a class-E...
This work introduces three-phase unidirectional buck-type unity power factor rectifiers. The proposed rectifiers are assembled by incorporating auxiliary circuit branches into standard three-phase buck-type PFC topologies, each comprising an active switch and three diodes. These circuits can operate as active third harmonic current injection PFC systems. The characteristics of the buck-type converters,...
Nowadays the characterization of RF devices under large signal is performed in TCAD by using computational load-pull (CLP) simulation technique. In this paper, we modified the CLP simulation technique further to study the switching response of RF-LDMOS transistor for high efficiency switching power amplifier (e.g. class-F). In class-F PA operation, we achieved 85 % power added efficiency (PAE) together...
The research in this paper will focus on performance evaluation of reduced switch count diode clamped multilevel unidirectional rectifiers with levels more than three. Such rectifiers are favored in more electric aircraft applications mainly due to their improved voltage harmonic spectrum, lower stress on components in comparison to conventional two level rectifiers. The rectifier will be analyzed...
This paper presents design and characterization results of an ultra-compact SP4T antenna switch fabricated in 3.3V CMOS thick-film SOI. Through “layout-driven” circuit design a small die size of 0.53 mm2 was achieved for a fully integrated switch die containing RF-section, I/O pads, ESD, decoder, level shifters and negative vss charge pump.
This paper presents a new switching strategy controling the most-common, simple, and well-known three-phase six-switch voltage source inverter (VSI). Via this strategy, each one of the six transistors conducts for 150°, instead of the known 180° or 120° conduction-modes, resulting in a new space voltage-vector diagram (SVD). For a wye-load connected to the VSI, the known 6 active and 2 zero voltage-vectors,...
This papers presents design and characterization results for a linear-throw SP6T antenna switch fabricated in a high volume 180 nm RF CMOS process on thick-film SOI substrate. The nfet and pfet devices on thick-film SOI retain “bulk substrate-like” characteristics offering the benefits of proven manufacturability for 180 nm high volume CMOS, robust device models and ease of integration of existing...
Event processing and analysis modules for evaluating the health conditions of transmission capacitor banks, their circuit switchers used to energize and de-energize them, and the power system condition following the energization for any evidence of significant increase in the harmonic distortion level or harmonic resonance are developed and implemented. Algorithms are based on those developed over...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.