The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
With recent advances and demands for data storage, new architectures for data controller chips are picking pace. Accordingly, the test methodologies for such chips are also becoming crucial since the large shipping volumes of those chips demand very few field returns. Along with the advances there is a need for a robust test strategy with some novel techniques which can be enabled to test the SOC...
Software Fault Tolerance is an ability of computer software to continue its normal operation despite the presence of system or hardware faults. Most companies are moving towards a microservices-based architecture where complex applications are developed with a suite of small services, each of which communicates using some common protocols like Hypertext Transfer Protocol (HTTP). While this architecture...
New societal challenges influence product development on different levels, from business strategies of companies to engineering activities. For instance, the extension of product centered development to Product-Service Systems including products, services, infrastructure, business models etc. demand specialists of different domains regarding the development of such solutions. Therefore, transdisciplinary...
Web applications are replacing traditional native applications in recent years. For web applications, JavaScript is the most extensively used client side programming languages. The large JavaScript codebase often makes applications hard to understand, maintain and extend. Call graph is a human understandable program representation that can be used as a basis for maintenance and further extension of...
Monitoring operations in today's mobile networks is becoming a more and more challenging task due to the higher bandwidth and technological complexity brought by LTE. The paper summarizes some relevant problems that arose in the tests of LTE equipment carried out at Telecom Italia Lab (TILAB, the R&D center of Telecom Italia), and presents an ongoing project that aims at realizing a flexible hardware/software...
The architecture of Compact PCI (CPCI) has been universally applied into various industries ever since established by the PCI Industrial Computer Manufacturers Group (PICMG). Considered one of the most significant functions, the hot-swap and hot-plug ability of CPCI devices frees working system from shutting down and restarting while replacement of devices is necessary in the case of damage or error...
The use of agile methodologies in industry has increased significantly over the past decade, promoting the value of human-centric software development process. This growing use derives the need to adjust agile methodologies to bigger, more complex system development projects, where architecture plays a significant role. However, many believe that an essential conflict exists between the requirement...
The paper deals with the problem of test data volume, decompressor hardware overhead and test application time of scan based circuits. Broadcast-based test compression techniques can reduce both the test data volume and test application time. Pattern overlapping test compression techniques are proven to be highly effective in the test data volume reduction and low decompressor hardware requirements...
Nanocomputing and related-enabling technologies hold the promise of higher performance and lower power consumption, as well as increased communication capabilities and functionality. In addition to the impact on today computerized systems, nanocomputing is an essential lever to foster the emerging cyberphysical system paradigm. However, the dependability and security of these unprecedentedly small...
Software architecture testing is a technology on the connection and functions of system components. It is an important research topic in the area of software engineering. The testing at SA level is a hotspot and difficulty in the field of software testing. This paper proposes a technology of software architecture testing matrix transform-based. Software architecture interface connectivity graph is...
The fast and accurate processor simulator is an essential tool for effective design of modern high-performance application-specific instruction set processors. The nowadays trend of ASIP design is focused on automatic simulator generation based on a processor description in an architecture description language. The simulator is used for testing and validation of designed processor or target application...
Path coverage technology in software architecture is a structural testing method that involves using the architecture elements to attempt to find every possible executable path. In this paper we present an approach together with an experimental tool for qualifying tests. Firstly, this method describes software architecture with linear temporal logic specification, secondly, transform the architecture...
Coverage criteria of verification techniques play an important role in software development and testing. The goal is to reduce the size of test suites to economize on time, and to ensure whether all conditions are covered. This paper presents formal testing criteria for architecture-level testing that are based on formal specifications of the software architecture. Firstly, this method describes software...
Software architecture testing is a technology on the connections and functions of system components. This paper presents a technology of software architecture testing based on LTL. Software architecture interface connectivity graph (ICG) is used to describe the connection relationship between components and connectors at first, and then generate testing coverage paths of the ICG according to three...
Software architecture provides a high-level model of large, complex systems using suitable abstractions of the system components and their interactions. SA dynamic descriptions can be usefully employed in testing and analysis. We describe an approach for SA-based test sequences. This paper discusses formal description of CHAM, and presents rule dependence graph, which shows the rule dependence relations...
This paper proposes a novel power-aware scan architecture: DCScan. In this architecture, the compatible scan cells are grouped into the same segment. Test data propagation in DCScan includes two parts: data copying and data shifting. There is no scan shift-in transition during data copying. Experimental results show our approach can achieve low test power, low wiring overhead and low test response...
For the past eight years, the AN/USM-681 Electro-Optics Pallet/Pod Tester (EOPT) system has been the main on-aircraft support equipment (SE) item used to test and troubleshoot the AN/ASD-10 Advanced Tactical Aerial Reconnaissance System (ATARS), the AN/ASD-12 Shared Reconnaissance Pod (SHARP), and the AN/ASQ-228 Advanced Targeting Forward Looking Infrared (ATFLIR) Pod. Parts obsolescence issues have...
The key factor of component based software development is component composition technology. Although many researches have focused on this subject, the quality of system that is composed of components has not been guaranteed indubitably. Test-driven development (TDD) is a software development methodology for achieving high reliability. The combination of these two technologies will help to locate the...
The purpose of TAFT fault tolerance studies conducted at CNES is to prepare the space community for the significant evolution linked to the usage of COTS components for developing spacecraft supercomputers. CNES has patented the DMT and DT2 fault-tolerant architectures with 'light' features. The development of a DMT/DT2 testbench based on a PowerPC7448 microprocessor from e2v is presented in this...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.