The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Low-noise amplifier (LNA) is a very critical component in terms of its functionality in a transceiver. This paper presents design of a 20-GHz low-noise amplifier in TSMC 0.18μm technology. The design utilizes multi-stage topology which includes three transistors. First-stage is a single ended common-source topology while the second stage is current reused topology. Post layout simulations show that...
A low power, high gain, optimized CMOS low noise amplifier (LNA) is presented in this paper intended for Bluetooth applications. Employing CMOS Inverter as a core of the proposed LNA, the extra voltage gain within the low-power consumption is obtained. By improving the previous works on CMOS LNA optimization, we attain a comprehensive and compatible method to optimize the fundamental features of the...
At mm-wave frequency, the layout of CMOS transistors has a larger effect on the device performance than ever before in low frequency. In this work, the distance between the gate and drain contact (Dgd) has been enlarged to obtain a better maximum available gain (MAG). A 0.6 dB MAG improvement is realized when Dgd changes from 60 nm to 200 nm. By using the asymmetric-layout transistor, a four-stage...
In this paper, a 36.1 GHz single stage LNA using a simple passive output matching technique is demonstrated. The circuit is simulated in Cadence Spectra with 0.13 mum CMOS process parameters. The simulated results exhibit a forward gain of 11.4 dB at 36.1 GHz and 4.9 GHz bandwidth. Reverse isolation is less than -24.6 dB and the input-output matchings are -30.4 dB and -27.65 dB respectively. The circuit...
This paper discusses the design of a 60 GHz low noise amplifier (LNA) using a standard low power SOI CMOS process from ST Microelectronics. First, we outline the technology as well as the mm-wave design challenges. Using recent work on coplanar waveguide (CPW) modeling, we describe how it's possible to use parametric, 3D electromagnetic simulation to complete or replace analytical models of on-chip...
In this paper the design methodology of a single stage CMOS low noise amplifier with slow wave transmission lines was described. This design methodology is useful for designing higher gain multi stage amplifiers.
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.