The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this paper we have implemented the 8×10 encoder and 10×8 decoder with 3-bit down ripple counter. Ripple counter is one of the techniques for reducing the clock skew problem due to which the power consumption of the circuit can be reduced. This technique is used with encoder and decoder circuit in this paper for reducing the power consumption of the encoder and decoder. The connection between the...
Nowadays, the communication architecture has become a major source of power consumption in complicated System-on-Chip (SoC) designs. In this paper, a practical cycle-accurate power model for on-chip communication architecture using AMBA system is proposed to help high-level power analysis. According to the distinct properties of each bus component, different methods are adopted to build accurate power...
As the rapid development of semiconductor technology, more and more processor cores and large reusable components have been integrated on a single silicon die. And the rapid increase of requirement from applications is leading to the exploration of SOC.On-chip-bus is a key part of SOC.A SystemC-based Transaction Level Modeling of on-chip-bus is introduced in this paper. As an example, the DVB-C is...
The continued increase of the integration density of systems on chip (SoCs) and the number of embedded memory blocks in them, together with the continued technology scaling, increases their sensitivity to a variety of potential manufacturing (new) defects. Standard march tests are usually used to achieve a good fault/defect coverage. This paper presents an experiment in diagnosing defects in the circuitry...
This paper presents a low-power test scheme by using random single input change (RSIC) technique. By adding simple control logic on original linear feedback shift register (LFSR), the output of LFSR is modified, and RSIC test sequence can be generated. The new RSIC sequence optimizes the switching activity of circuit-under-test (CUT), and then result in decrease of test power consumption. Initially,...
Low power consumption is a key requirement in mobile and other embedded applications. Accurate power estimation during design phase is a key enabler for designing a power optimized SoC. Abstracting accurate power models for complex IPs such as embedded memories is a challenging task. At the same time, the complex modules have a large share in total power consumption of an IC. In this paper we analyze...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.