The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
This paper presents the implementation of the novel FIR filter with the filter architecture using shift and add multiplier. The designed is compared to the previous novel FIR designs such as Direct form and previous shift add architecture in Direct form and Transposed form. The design is done on the Transposed structure form of FIR as it is desirable in low power applications. The filters are optimized...
In this work, two approaches to realize a finite impulse response (FIR) filter using residue number system (RNS) are proposed. The proposed implementations take advantage of shift and add approach offered by the chosen moduli set. Both the architecture were implemented using gate level Verilog HDL and are synthesized using Cadence RTL compiler in UMC 90 nm technology. The performance of the filters...
In this work, an efficient finite impulse response (FIR) filter using Residue Number System (RNS) is proposed. The chosen moduli set offers the advantage of shift and add approach. The proposed filter architecture is compared with an earlier proposed version of reconfigurable RNS FIR filter. The filters are synthesized using Cadence RTL compiler in UMC 90 nm technology. The performance of the filters...
In this work, an efficient finite impulse response (FIR) filter using Residue Number System (RNS) is proposed. The chosen moduli set offers the advantage of shift and add approach. The proposed filter architecture is compared with an earlier proposed version of reconfigurable RNS FIR filter. The filters are synthesized using Cadence RTL compiler in UMC 90 nm technology. The performance of the filters...
The signal processing algorithms face many challenges in real-time applications because of their high computational complexity. Therefore, the major issues have been the enhancement of speed of the arithmetic units in general and multiplications and additions in particular. Double based number systems (DBNS) are increasingly gaining popularity for their capabilities of handling arithmetic operations...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.