The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
Several debugging methods are available for FPGA design, including logical simulation and physical debug. We face the challenge to systematize and apply a simple methodology using these methods to develop a communication processing module for a distributed control system with real time constraints. This methodology must follow some restrictions as to be easy to learn, use only available tools and...
With the ongoing shift of network services to the application layer also the monitoring systems focus more on the data from the application layer. The increasing speed of the network links, together with the increased complexity of application protocol processing, require a new way of hardware acceleration. We propose a new concept of hardware acceleration for flexible flow-based application level...
State of the art radiation tolerant SRAM-based FPGAs with large gate count offer powerful processing capability among devices qualified for space applications. Due to changing mission requirements the processing in a space instrument needs to be adaptable. Modern SRAM-based FPGAs can be partially and dynamically reconfigured and thereby offer a method of adaptability. To provide a flexible communication...
This paper presented fieldbus SOPC-based FSB (fast serial bus) controller using FPGA technology for CNC application, which used H/S(hardware/software) codesign method. This controller completed control of AL (application layer), DLL(data link layer) and PL(physical layer). In the controller, CAN-compatible hardware designed by VHDL handled with DLL and PL of FSB, while software run in soft processor...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.