The Infona portal uses cookies, i.e. strings of text saved by a browser on the user's device. The portal can access those files and use them to remember the user's data, such as their chosen settings (screen view, interface language, etc.), or their login data. By using the Infona portal the user accepts automatic saving and using this information for portal operation purposes. More information on the subject can be found in the Privacy Policy and Terms of Service. By closing this window the user confirms that they have read the information on cookie usage, and they accept the privacy policy and the way cookies are used by the portal. You can change the cookie settings in your browser.
In this work, advanced digital design techniques are used to implement the generation of signals for control and synchronism of an ultrasonic system employed in the flow detection technique known as Transit Time Flow Measurement (TTFM), for the estimation of blood flow in coronary revascularization surgeries. The control logic is implemented using hardware description language and it gives the system...
Virtual prototypes are simulators used in the consumer electronics industry. Transaction-level Modeling (TLM) is a widely used technique for designing such virtual prototypes. In particular, they allow for early development of embedded software. The SystemC modeling language is the current industry standard for developing virtual prototypes. Our experience suggests that writing TLM models exclusively...
The Instruction Set Architecure (ISA) of micro-processors is usually word oriented, so it is not optimized to perform bit level operations. A functional unit oriented to the bit manipulation could accelerate the computation increasing the microprocessor performance in terms of execution time. This work presents the experimental results of the integration between the Bit Manipulation Unit (BMU) described...
In this paper we show how a simple dataflow processor can be fully implemented using CλaSH, a high level HDL based on the functional programming language Haskell. The processor was described using Haskell, the CλaSH compiler was then used to translate the design into a fully synthesisable VHDL code. The VHDL code was synthesised with 90 nm TSMC libraries and placed and routed. Simulation of the final...
Using fixed-point arithmetic rather than floating-point for data processing can significantly reduce the cost and power consumption of embedded systems. Unfortunately, this also shifts the burden of managing the data representation from run time to compile time, and in many cases the task of compile-time optimization must be done manually. A number of attempts have been made to formalize this process,...
This paper presents an approach for the design of complex hardware applications using a system level design technique based on ImpulseC design language. ImpulseC is an industry standard language that offers a full design environment of mixed hardware/software systems. The goal of this paper is to evaluate the applicability of ImpulseC design environment for the design of the physical layer of modern...
The design of modern embedded systems becomes more complex every day, due to the increasing amount of components and distinct functionalities incorporated into a single system. To address this situation, projects' abstraction level is continuously raised. In addition, techniques to speed up the code production process have emerged. These new trends lead to an important issue: the development of a...
Gigabit Ethernet technology has become the mainstream now, and many applications also require real-time transmission of high-speed data, so how to realize gigabit ethernet interface becomes a new topic. This paper proposes and implements an embedded system based on RTL8169SC and FPGA. PCI interface logic is embedded in FPGA, therefore the single FPGA includes both user logic and interface logic.The...
As an advanced component of embedded systems, SoC issues excellent performance in size, reliability and operating efficiency. Its application is popular. SoC is mainly composed of some computing cores and IP modules. Its design is concerned to cooperation of hardware HW and software SW. In this paper, a method of HW-SW co-design for IP is discussed. As an example, the design of some display IP modules...
This paper presents the hardware-software co-design platform based on FPGA developed for fast prototyping of embedded systems using hardware modules that can be easily connected and “driver” modules that can manage I/O devices and sensors basic behavior. Having this framework, adding of a new I/O peripheral needs only design and synthesis of an application specific VHDL or software module. Using neural...
Modern FPGA chips, with their larger memory capacity and reconfigurability potential, are opening new frontiers in rapid prototyping of embedded systems. With the advent of high density FPGAs it is now possible to implement a high performance VLIW processor core in an FPGA. Architecture based on Very Long Instruction Word (VLIW) processors are an optimal choice in the attempt to obtain high performance...
FPGAs, (Field-Programmable Gate Arrays) are often used for embedded image processing applications. Parallelism, and in particular pipelining, is the most suitable architecture for supporting the required high throughput. Although pipelining is a well known technique for hardware design and is simple to describe, our experience has been that people have many problems implementing working pipelines,...
In high-speed real-time or non real-time signal processing systems, the use of mass memory for data cache is an indispensable part. It is also one of the focus and the difficulties in the realization of the system. Using the traditional method, the simulation will consume a lot of time, which would greatly reduce the efficiency of software design. To save time and resources, a simplified simulation...
Field-Programmable Gate Arrays (FPGAs) are becoming increasingly important in embedded and high-performance computing systems. They allow performance levels close to the ones obtained from Application-Specific Integrated Circuits (ASICs), while still keeping design and implementation flexibility. However, to efficiently program FPGAs, one needs the expertise of hardware developers and to master hardware...
Pedestrian recognition on embedded systems is a challenging problem since accurate recognition requires extensive computation. To achieve real-time pedestrian recognition on embedded systems, we propose hardware architecture suitable for HOG feature extraction, which is a popular method for high-accuracy pedestrian recognition. To reduce computational complexity toward efficient hardware architecture,...
This paper focuses on the application of Virtual Reconfigurable Circuit (VRC) design methodology and intrinsic evolution for the design of small sequential circuits and their implementation on a single programmable chip with an embedded hardcore processor. The evolutionary algorithm is developed in software that runs on the embedded processor. Fitness function is calculated using hardware architecture...
Component-based modeling is a software/hardware codesign method for application systems. Through defining some components, designers can construct a virtual application system between its requirements and actual product. This method includes behavior and structure modeling for inner-components, interaction and scheduler modeling for inter-components. An embedded system is decomposed into many subsystems...
Time-to-market pressure and productivity gap are two factors that encourage the electronic design automation (EDA) industry and researcher of embedded system to enhance embedded system design method. Current embedded system design approach, register transfer level, is not sufficient to fulfill the embedded system design necessity. It needs a new design method above RTL, higher abstraction layer. Electronic...
This paper proposes a digital control system with features of high productivity and reconfiguration, which is named HPRDCS. The system is partitioned into two subsystems with three layers and implemented based on a single FPGA chip. The control subsystem performs basic control functions using hardware methods based on HDL languages, thus forms the hardware real-time layer. The embedded subsystem with...
The paper presents a formal design methodology for reconfigurable, modular digital controller logic synthesis. The project of embedded controller starts from behavioral, graphical hierarchical and concurrent state machine description in Unified Modeling Language (UML). After the hierarchical encoding of nested and concurrent superstates, the UML state machine diagram can be directly and automatically...
Set the date range to filter the displayed results. You can set a starting date, ending date or both. You can enter the dates manually or choose them from the calendar.